参数资料
| 型号： | ATICE50POD |
| 厂商： | Atmel |
| 文件页数： | 68/73页 |
| 文件大小： | 0K |
| 描述： | REPLACEMENT POD FOR ICE40,ICE50 |
| 标准包装： | 1 |
| 附件类型： | POD 替代套件 |
| 适用于相关产品： | AVR ICE40 和 ICE50 |
| 产品目录页面： | 615 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页第73页
Trace
Table 7-5. MCU Control Instructions
Instruction INSTA
PMem Addr [PC
Reg.Val RegFileL
Dat.Addr
[0..15]
NOP
SLEEP
WDR
BREAK
[A0..22]
Address of instruction
Address of instruction
Address of instruction
Address of instruction
[0..7]
N/A
N/A
N/A
N/A
RAM_EEADDR [0..22]
N/A
N/A
N/A
N/A
Dat.Val
N/A
N/A
N/A
N/A
Status Register
N/A
N/A
N/A
N/A
7.4
7.5
7-14
Accessing
External Data
Memory (ICE50
Trace)
Interrupt
Handling (ICE50
Trace)
Instructions that are accessing data memory have different timing based on whether the
memory is internal or external. For external memory accesses, the timing is again
dependent on the number of wait states. This document does not describe the exact
timings of these instructions, but they are fairly similar to those described above. A full
description of the timing of these instructions can be found in Contents of Trace Window
based on Instruction. It applies to the following instructions: LD (various forms), LDD
(various forms), ST (various forms), STD (various forms), LDS, STS, RCALL, ICALL,
CALL, RET, RETI, PUSH, POP.
Interrupts are asynchronous events to the regular program flow. There is no instruction
associated with the start of the processor handling an interrupt. However, once the pro-
cessor has stored the return address to the stack, it will start to execute code from the
interrupt vector address. An example is shown in below (Figure 7-7 shows the code
being executed), where an interrupt occurs during the execution of the instruction RJMP
When this instruction is completed (two cycle instruction), it can be observed that the
program counter is written to the stack at addresses 0x2F before it starts executing from
the interrupt vector (in this case, interrupt vector 0x000013). After the (in this case very
simple) interrupt program has completed, execution resumes.
Figure 7-7. Example Code
ICE50 User Guide
2523A–AVR–11/02
相关PDF资料 |
PDF描述 |
|---|---|
| ATQT600IB | BOARD INTERFACE ATQT600IB |
| ATSTK1000 | KIT STARTER FOR AVR32AP7000 |
| ATSTK501 | ADAPTER KIT FOR 64PIN AVR MCU |
| ATSTK502 | MOD EXPANSION AVR STARTER 500 |
| ATSTK503 | STARTER KIT AVR EXP MODULE 100P |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATICE50PROBE | 功能描述:处理器配件 ICE50 PROBE INC. FLEX CABLES RoHS:否 制造商:Olimex Ltd. 产品:Cable 用于: |
| ATIHCTV5 | 制造商:Atrix International 功能描述:HCTV Series High Capacity ESD-Safe Vacuum - 5-Gallon Capacity |
| ATIHCTV5CT | 制造商:Atrix International 功能描述:HCTV Series High Capacity ESD-Safe HEPA Vacuum - 5 Gallon Capacity |
| ATII04V | 制造商:APEM 功能描述: 制造商:APEM 功能描述:Trinary DIP Switch |
| ATIO1-XPRO | 功能描述:开发板和工具包 - ARM Xplained Pro I/O eval add-on wing RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。