收藏本站
参数资料
型号： ATMEGA1284P-PU
厂商： Atmel
文件页数： 94/160页
文件大小： 0K
描述： MCU AVR 128K ISP FLASH 40-PDIP
产品培训模块： MCU Product Line Introduction
megaAVR Introduction
标准包装： 10
系列： AVR® ATmega
核心处理器： AVR
芯体尺寸： 8-位
速度： 20MHz
连通性： I²C，SPI，UART/USART
外围设备： 欠压检测/复位，POR，PWM，WDT
输入/输出数： 32
程序存储器容量： 128KB（64K x 16）
程序存储器类型： 闪存
EEPROM 大小： 4K x 8
RAM 容量： 16K x 8
电压 - 电源 (Vcc/Vdd)： 1.8 V ~ 5.5 V
数据转换器： A/D 8x10b
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 40-DIP（0.600"，15.24mm）
包装： 管件
产品目录页面： 614 (CN2011-ZH PDF)
配用： ATSTK600-RC05-ND - STK600 ROUTING CARD AVR
ATSTK600-TQFP44-ND - STK600 SOCKET/ADAPTER 44-TQFP
ATSTK600-ND - DEV KIT FOR AVR/AVR32
39
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
9.9
Timer/Counter Oscillator
Atmel ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P uses the same type of crys-
tal oscillator for Low-frequency Crystal Oscillator and Timer/Counter Oscillator. See ”Low
Frequency Crystal Oscillator” on page 35 for details on the oscillator and crystal requirements.
The device can operate its Timer/Counter2 from an external 32.768kHz watch crystal or a exter-
nal clock source. See ”Clock source connections” on page 32 for details.
Applying an external clock source to TOSC1 can be done if EXTCLK in the ASSR Register is
written to logic one. See ”The Output Compare Register B contains an 8-bit value that is contin-
uously compared with the counter value (TCNT2). A match can be used to generate an Output
Compare interrupt, or to generate a waveform output on the OC2B pin.” on page 161 for further
description on selecting external clock as input instead of a 32.768kHz watch crystal.
9.10
Clock Output Buffer
The device can output the system clock on the CLKO pin. To enable the output, the CKOUT
Fuse has to be programmed. This mode is suitable when the chip clock is used to drive other cir-
cuits on the system. The clock also will be output during reset, and the normal operation of I/O
pin will be overridden when the fuse is programmed. Any clock source, including the internal RC
Oscillator, can be selected when the clock is output on CLKO. If the System Clock Prescaler is
used, it is the divided system clock that is output.
9.11
System Clock Prescaler
The ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P has a system clock prescaler,
and the system clock can be divided by setting the ”CLKPR – Clock Prescale Register” on page
40. This feature can be used to decrease the system clock frequency and the power consump-
tion when the requirement for processing power is low. This can be used with all clock source
options, and it will affect the clock frequency of the CPU and all synchronous peripherals. clk
I/O,
clk
ADC, clkCPU, and clkFLASH are divided by a factor as shown in Table 9-16 on page 41.
When switching between prescaler settings, the System Clock Prescaler ensures that no
glitches occurs in the clock system. It also ensures that no intermediate frequency is higher than
neither the clock frequency corresponding to the previous setting, nor the clock frequency corre-
sponding to the new setting.
The ripple counter that implements the prescaler runs at the frequency of the undivided clock,
which may be faster than the CPU's clock frequency. Hence, it is not possible to determine the
state of the prescaler - even if it were readable, and the exact time it takes to switch from one
clock division to the other cannot be exactly predicted. From the time the CLKPS values are writ-
ten, it takes between T1 + T2 and T1 + 2 × T2 before the new clock frequency is active. In this
interval, 2 active clock edges are produced. Here, T1 is the previous clock period, and T2 is the
period corresponding to the new prescaler setting.
To avoid unintentional changes of clock frequency, a special write procedure must be followed
to change the CLKPS bits:
1.
Write the Clock Prescaler Change Enable (CLKPCE) bit to one and all other bits in
CLKPR to zero.
2.
Within four cycles, write the desired value to CLKPS while writing a zero to CLKPCE.
Interrupts must be disabled when changing prescaler setting to make sure the write procedure is
not interrupted.
相关PDF资料
PDF描述
VE-B3Y-IY-F3 CONVERTER MOD DC/DC 3.3V 33W
VE-B3Y-IY-F1 CONVERTER MOD DC/DC 3.3V 33W
VJ2220A392JBEAT4X CAP CER 3900PF 500V 5% NP0 2220
15-83-0908 CONN RECEPT VERT 8POS .050 PCB
15-83-0906 CONN RECEPT VERT 6POS .050 PCB
相关代理商/技术参数
参数描述
ATMEGA1284PR212-AU 功能描述:8位微控制器 -MCU ATmega 1284P-AU AT86RF212-ZU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA1284PR212-MU 功能描述:8位微控制器 -MCU ATmega 1284P-MU AT86RF212-ZU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA1284PR231-AU 功能描述:8位微控制器 -MCU ATmega 1284P-AU AT86RF231-ZUU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA1284PR231-MU 功能描述:8位微控制器 -MCU ATmega 1284P-MU AT86RF231-ZU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA1284-PU 功能描述:8位微控制器 -MCU AVR 128KB FLSH 4KB EE16KB SRAM-20 MHz RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*