参数资料
型号: ATMEGA6450-16AU
厂商: Atmel
文件页数: 34/85页
文件大小: 0K
描述: IC AVR MCU FLASH 64K 100TQFP
产品培训模块: MCU Product Line Introduction
megaAVR Introduction
标准包装: 90
系列: AVR® ATmega
核心处理器: AVR
芯体尺寸: 8-位
速度: 16MHz
连通性: SPI,UART/USART,USI
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 68
程序存储器容量: 64KB(32K x 16)
程序存储器类型: 闪存
EEPROM 大小: 2K x 8
RAM 容量: 4K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
数据转换器: A/D 8x10b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 100-TQFP
包装: 托盘
产品目录页面: 614 (CN2011-ZH PDF)
配用: ATSTK600-RC18-ND - STK600 ROUTING CARD AVR
ATSTK600-TQFP100-ND - STK600 SOCKET/ADAPTER 100-TQFP
ATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
ATSTK504-ND - STARTER KIT AVR EXP MOD 100P LCD
2010-2011 Microchip Technology Inc.
Preliminary
DS41419C-page 257
PIC16(L)F1824/1828
25.4.4 SDA HOLD TIME
The hold time of the SDA pin is selected by the SDAHT
bit of the SSP1CON3 register. Hold time is the time
SDA is held valid after the falling edge of SCL. Setting
the SDAHT bit selects a longer 300 ns minimum hold
time and may help on buses with large capacitance.
TABLE 25-2:
I2C BUS TERMS
TERM
Description
Transmitter
The device which shifts data out
onto the bus.
Receiver
The device which shifts data in
from the bus.
Master
The device that initiates a transfer,
generates clock signals and termi-
nates a transfer.
Slave
The device addressed by the mas-
ter.
Multi-master
A bus with more than one device
that can initiate data transfers.
Arbitration
Procedure to ensure that only one
master at a time controls the bus.
Winning arbitration ensures that
the message is not corrupted.
Synchronization Procedure to synchronize the
clocks of two or more devices on
the bus.
Idle
No master is controlling the bus,
and both SDA and SCL lines are
high.
Active
Any time one or more master
devices are controlling the bus.
Addressed
Slave
Slave device that has received a
matching address and is actively
being clocked by a master.
Matching
Address
Address byte that is clocked into a
slave that matches the value
stored in SSP1ADD.
Write Request
Slave receives a matching
address with R/W bit clear, and is
ready to clock in data.
Read Request
Master sends an address byte with
the R/W bit set, indicating that it
wishes to clock data out of the
Slave. This data is the next and all
following bytes until a Restart or
Stop.
Clock Stretching When a device on the bus hold
SCL low to stall communication.
Bus Collision
Any time the SDA line is sampled
low by the module while it is out-
putting and expected high state.
相关PDF资料
PDF描述
AT89C51ED2-RLTUM IC 8051 MCU FLASH 64K 44VQFP
AT89C51ED2-SLSUM IC 8051 MCU FLASH 64K 44PLCC
VJ2225A561KBBAT4X CAP CER 560PF 100V 10% NP0 2225
VI-B23-IY-F4 CONVERTER MOD DC/DC 24V 50W
VI-J1Y-IX-F3 CONVERTER MOD DC/DC 3.3V 49.5W
相关代理商/技术参数
参数描述
ATMEGA6450-16AUR 功能描述:8位微控制器 -MCU AVR 64KB FLSH 2KB EE 4KB SRAM-16MHz, 5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA6450A-AU 功能描述:8位微控制器 -MCU AVR 64KB FLSH 2KB EE 4KB SRAM-20MHz, IND RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA6450A-AUR 功能描述:8位微控制器 -MCU AVR 64KB FLSH 2KB EE 4KB SRAM-20MHz, IND RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA6450P-AU 功能描述:8位微控制器 -MCU AVR 64KB FLSH 2KB EE 4KB SRAM-16MHz, IND RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATMEGA6450P-AUR 功能描述:8位微控制器 -MCU AVR 64KB FLSH 2KB EE 4KB SRAM-16MHz, IND RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT