参数资料
型号: AXDA2600DKV3D
厂商: ADVANCED MICRO DEVICES INC
元件分类: 微控制器/微处理器
英文描述: 2083 MHz, MICROPROCESSOR, CPGA453
封装: OPGA-453
文件页数: 24/106页
文件大小: 2275K
代理商: AXDA2600DKV3D
12
Power Management
Chapter 4
AMD Athlon XP Processor Model 8 Data Sheet
25175H—March 2003
Preliminary Information
The Stop Grant state is also entered for the S1, Powered On
Suspend, system sleep state based on a write to the SLP_TYP
and SLP_EN fields in the ACPI-defined Power Management 1
control register in the Southbridge. During the S1 Sleep state,
system software ensures no bus master or probe activity occurs.
The Southbridge deasserts STPCLK# and brings the processor
out of the S1 Stop Grant state when any enabled resume event
occurs.
Probe State
The Probe state is entered when the Northbridge connects the
AMD Athlon system bus to probe the processor (for example, to
snoop the processor caches) when the processor is in the Halt or
Stop Grant state. When in the Probe state, the processor
responds to a probe cycle in the same manner as when it is in
the Working state. When the probe has been serviced, the
processor returns to the same state as when it entered the
Probe state (Halt or Stop Grant state). When probe activity is
completed the processor only returns to a low-power state after
the Northbridge disconnects the AMD Athlon system bus again.
4.2
Connect and Disconnect Protocol
Significant power savings of the processor only occur if the
processor is disconnected from the system bu s by the
Northbridge while in the Halt or Stop Grant state. The
Northbridge can optionally initiate a bus disconnect upon the
receipt of a Halt or Stop Grant special cycle. The option of
disconnecting is controlled by an enable bit in the Northbridge.
If the Northbridge requires the processor to service a probe
after the system bus has been disconnected, it must first
initiate a system bus connect.
Connect Protocol
In addition to the legacy STPCLK# signal and the Halt and Stop
Grant special cycles, the AMD Athlon system bus connect
protocol includes the CONNECT, PROCRDY, and CLKFWDRST
signals and a Connect special cycle.
AMD Athlon system bus disconnects are initiated by the
Northbridge in response to the receipt of a Halt or Stop Grant.
Reconnect is initiated by the processor in response to an
interrupt for Halt or STPCLK# deassertion. Reconnect is
initiated by the Northbridge to probe the processor.
相关PDF资料
PDF描述
AXDA1600DUT3C 1400 MHz, MICROPROCESSOR, CPGA453
AXH010A0X3 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
AXK5S30047YG AXK5S(P5KS) Socket(0.5mm pitch, 30-pin, Ni-barrier) (RoHS conforming); Height: For H=4,5,6mm
AXK5S30347YG AXK5S(P5KS) Socket(0.5mm pitch, 30-pin, Ni-barrier) (RoHS conforming); Height: For H=7,8,9mm
AXK5S40047YG AXK5S(P5KS) Socket(0.5mm pitch, 40-pin, Ni-barrier) (RoHS conforming); Height: For H=4,5,6mm
相关代理商/技术参数
参数描述
AXDA2800DKV4D 制造商:Advanced Micro Devices 功能描述:MPU AMD Athlon XP 64-Bit 0.13um 2.083GHz 453-Pin OPGA
AXDBG-2-GEVK 功能描述:AX8052F1 - Debugger 制造商:on semiconductor 系列:- 零件状态:有效 类型:调试程序 配套使用产品/相关产品:AX8052F1 内容:板 标准包装:1
AXE 制造商:Velleman Inc 功能描述:
AXE.25A 制造商:Distributed By MCM 功能描述:AGX 1'' x 1/4''
AXE10 制造商:AXTAL 制造商全称:AXTAL 功能描述:SMD PXO (Clock) in CO 26 package