- 您现在的位置：买卖IC网 > PDF目录166384 > AXDA2600DKV3D (ADVANCED MICRO DEVICES INC) 2083 MHz, MICROPROCESSOR, CPGA453 PDF资料下载
参数资料
| 型号： | AXDA2600DKV3D |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2083 MHz, MICROPROCESSOR, CPGA453 |
| 封装： | OPGA-453 |
| 文件页数： | 61/106页 |
| 文件大小： | 2275K |
| 代理商： | AXDA2600DKV3D |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
46
Signal and Power-Up Requirements
Chapter 9
AMD Athlon XP Processor Model 8 Data Sheet
25175H—March 2003
Preliminary Information
Power-Up Timing Requirements. The signal timing requirements are
as follows:
1. RESET# must be asserted before PWROK is asserted.
The AMD Athlon XP processor model 8 does not set the
correct clock multiplier if PWROK is asserted prior to a
RESET# assertion. It is recommended that RESET# be
asserted at least 10 nanoseconds prior to the assertion of
PWROK.
In practice, a Southbridge asserts RESET# milliseconds
before PWROK is asserted.
2. All
motherboard
voltage
planes
must
be
within
specification before PWROK is asserted.
PWROK is an output of the voltage regulation circuit on the
motherboard. PWROK indicates that VCC_CORE and all
other voltage planes in the system are within specification.
The motherboard is required to delay PWROK assertion for
a minimum of three milliseconds from the 3.3 V supply
being within specification. This delay ensures that the
system clock (SYSCLK/SYSCLK#) is operating within
specification when PWROK is asserted.
The processor core voltage, VCC_CORE, must be within
specification as dictated by the VID[4:0] pins driven by the
processor before PWROK is asserted. Before PWROK
assertion, the AMD Athlon processor is clocked by a ring
oscillator.
The processor PLL is powered by VCCA. The processor PLL
does not lock if VCCA is not high enough for the processor
logic to switch for some period before PWROK is asserted.
VCCA
must
be
within
specification
at
least
five
microseconds before PWROK is asserted.
In practice VCCA, VCC_CORE, and all other voltage planes
must be within specification for several milliseconds before
PWROK is asserted.
After PWROK is asserted, the processor PLL locks to its
operational frequency.
3. The system clock (SYSCLK/SYSCLK#) must be running
before PWROK is asserted.
When PWROK is asserted, the processor switches from
driving the internal processor clock grid from the ring
oscillator to driving from the PLL. The reference system
相关PDF资料 |
PDF描述 |
|---|---|
| AXDA1600DUT3C | 1400 MHz, MICROPROCESSOR, CPGA453 |
| AXH010A0X3 | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| AXK5S30047YG | AXK5S(P5KS) Socket(0.5mm pitch, 30-pin, Ni-barrier) (RoHS conforming); Height: For H=4,5,6mm |
| AXK5S30347YG | AXK5S(P5KS) Socket(0.5mm pitch, 30-pin, Ni-barrier) (RoHS conforming); Height: For H=7,8,9mm |
| AXK5S40047YG | AXK5S(P5KS) Socket(0.5mm pitch, 40-pin, Ni-barrier) (RoHS conforming); Height: For H=4,5,6mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AXDA2800DKV4D | 制造商:Advanced Micro Devices 功能描述:MPU AMD Athlon XP 64-Bit 0.13um 2.083GHz 453-Pin OPGA |
| AXDBG-2-GEVK | 功能描述:AX8052F1 - Debugger 制造商:on semiconductor 系列:- 零件状态:有效 类型:调试程序 配套使用产品/相关产品:AX8052F1 内容:板 标准包装:1 |
| AXE | 制造商:Velleman Inc 功能描述: |
| AXE.25A | 制造商:Distributed By MCM 功能描述:AGX 1'' x 1/4'' |
| AXE10 | 制造商:AXTAL 制造商全称:AXTAL 功能描述:SMD PXO (Clock) in CO 26 package |
发布紧急采购，3分钟左右您将得到回复。