参数资料
型号: BD7851FP-E2
厂商: Rohm Semiconductor
文件页数: 4/18页
文件大小: 0K
描述: IC LED DRIVER LINEAR 25-HSOP
标准包装: 1
恒定电流:
拓扑: 线性
输出数: 16
内部驱动器:
类型 - 主要: 通用
电源电压: 4.5 V ~ 5.5 V
输出电压: 10V
安装类型: 表面贴装
封装/外壳: 25-SOP(0.213",5.40mm)+ 2 翼片
供应商设备封装: 25-HSOP
包装: 标准包装
工作温度: -30°C ~ 85°C
产品目录页面: 1372 (CN2011-ZH PDF)
其它名称: BD7851FP-E2DKR
BU2050F,BU2092F,BU2092FV,BU2099FV,BD7851FP,BU2152FS
Technical Note
12/24
www.rohm.com
2009.06 - Rev.A
2009 ROHM Co., Ltd. All rights reserved.
【BU2099FV
●Pin descriptions
Pin No.
Pin Name
I/O
Function
1
VSS
-
GND
2
N.C.
-
Non connected
3
DATA
I
Serial Data Input
4
CLOCK
I
Shift clock of Shift register (Rising Edge Trigger)
5
LCK
I
Latch clock of Storage register (Rising Edge Trigger)
6~17
Q0~Q11
(Qx)
O
Parallel Data Output (Nch Open Drain FET)
Latch Data
L
H
Output FET
ON
OFF
18
SO
O
Serial Data Output
19
OE
I
Output Enable Control Input
*OE pin is pulled down to Vss.
20
VDD
-
Power Supply
●Timing chart
Fig. 7
1.
After the power is turned on and the voltage is stabilized, LCK should be activates, after clocking 12 data bits into
the DATA terminal.
2.
Qx parallel output data of the shift register is set after the 12
th clock by the LCK.
3.
Since the LCK is a label latch, data is retained in the “L” section and renewed in the “H” section of the LCK.
4.
Data retained in the internal latch circuit is output when the OE is in the “L” section.
5.
The final stage data of the shift register is output to the SO by synchronizing with the rise time of the CLOCK.
[Truth Table]
Input
Function
CLOCK
DATA
LCK
OE
×
H
All the output data output “H” with pull-up.
×
L
The Q0~Q11 output can be enable and output the data of storage register.
L
×
Store “L” in the first stage data of shift register, the previous stage data in the
others. (The conditions of storage register and output have no change.)
H
×
Store “H” in the first stage data of shift register, the previous stage data in the
others. (The conditions of storage register and output have no change.)
×
The data of shift register has no change.
SO outputs the final stage data of shift register with synchronized falling
edge of CLOCK, not controlled by OE.
×
The data of shift register is transferred to the storage register.
×
The data of storage register has no change.
*The Q0~Q11 output have a Nch open drain Tr. The Tr is ON when data from shift register is “L”, and Tr is OFF when data is “H”.
CLOCK
LCK
DATA
DATA12
DATA11
DATA10
DATA2
DATA1
OE
Qx
Previous DATA
DATA
SO
Previous
DATA 11
Previous
DATA 11
DATA12
DATA11
“H”
相关PDF资料
PDF描述
EEC05DREI-S93 CONN EDGECARD 10POS .100 EYELET
RW2-0512D/SMD CONV DC/DC 2W 4.5-9VIN +/-12VOUT
TRJD686M016RRJ CAP TANT 68UF 16V 20% 2917
ADSP-21479BCPZ-1A IC DSP SHARK 200MHZ 88LFCSP
MLP2520S4R7S INDUCTOR MULTILAYER 4.7UH 1008
相关代理商/技术参数
参数描述
BD786 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | BJT | DARLINGTON | PNP | 45V V(BR)CEO | 4A I(C) | TO-127VAR
BD7861KN-E2 制造商:ROHM 制造商全称:Rohm 功能描述:Mixer & Selector IC with PCM CODEC and 16bit D/A Converter
BD787 功能描述:两极晶体管 - BJT 4A 60V 15W NPN RoHS:否 制造商:STMicroelectronics 配置: 晶体管极性:PNP 集电极—基极电压 VCBO: 集电极—发射极最大电压 VCEO:- 40 V 发射极 - 基极电压 VEBO:- 6 V 集电极—射极饱和电压: 最大直流电集电极电流: 增益带宽产品fT: 直流集电极/Base Gain hfe Min:100 A 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PowerFLAT 2 x 2
BD787/D 制造商:未知厂家 制造商全称:未知厂家 功能描述:Complementary Plastic Silicon Power Transistors
BD787_06 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Complementary Plastic Silicon Power Transistors