参数资料
型号: BR24S16FVT-WE2
厂商: Rohm Semiconductor
文件页数: 15/41页
文件大小: 0K
描述: IC EEPROM 16KBIT 400KHZ 8TSSOP
标准包装: 1
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 16K (2K x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 1.7 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 8-TSSOP-B
包装: 标准包装
产品目录页面: 1379 (CN2011-ZH PDF)
其它名称: BR24S16FVT-WE2DKR
BR24L □□ -W Series,BR24S □□□ -W Series
Technical Note
● WP valid timing (write cancel)
WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP
valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte
write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of
data(in page write cycle, the first byte data) is cancel invalid area.
WP input in this area becomes Don't care. Set the setup time to rise of D0 taken SCL 100ns or more. The area from the rise
of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR,
write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again. (Refer to Fig.50.) After
execution of forced end by WP, standby status gets in, so there is no need to wait for tWR (5ms at maximum).
? Rise of D0 taken clock
SCL
SCL
? Rise of SDA
SDA
D1
D0
ACK
SDA
D0
ACK
Enlarged view
Enlarged view
SDA
S
T Slave
A address
R
T
A
C Word
K address
L
A
C D7 D6 D5 D4 D3 D2 D1 D0
K
L
A
C
K
L
Data
A
C
K
L
S
T
O
P
tWR
WP
WP cancel invalid area
WP cancel valid area
Data is not written.
Write forced end
Data not guaranteed
Fig.50 WP valid timing
● Command cancel by start condition and stop condition
During command input, by continuously inputting start condition and stop condition, command can be cancelled.
(Refer to Fig. 51)
However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop
condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by
start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not
determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in
succession, carry out random read cycle.
SCL
SDA
1
0
1
0
Start condition
Stop condition
Fig.51 Case of cancel by start, stop condition during slave address input
www.rohm.com
? 2009 ROHM Co., Ltd. All rights reserved.
15/40
2009.09 - Rev.D
相关PDF资料
PDF描述
EX64-TQ64I IC FPGA ANTIFUSE 3K 64-TQFP
HMM36DSAS CONN EDGECARD 72POS R/A .156 SLD
A3PN250-ZVQG100I IC FPGA NANO 250K GATES 100-VQFP
A3PN250-VQG100I IC FPGA NANO 250K GATES 100-VQFP
AMC22DRYS-S93 CONN EDGECARD 44POS DIP .100 SLD
相关代理商/技术参数
参数描述
BR24S16FVT-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S16FV-WE2 制造商:ROHM Semiconductor 功能描述:EEPROM SERIAL-I2C 16K-BIT 2K X 8 2.5V/3.3V/5V 8-PIN SSOP-B T - Tape and Reel 制造商:ROHM Semiconductor 功能描述:EEPROM Serial-I2C 16K-bit 2K x 8 2.5V/3.3V/5V 8-Pin SSOP-B T/R Cut Tape 制造商:ROHM Semiconductor 功能描述:IC EEPROM 16KBIT 400KHZ 8SSOP 制造商:ROHM Semiconductor 功能描述:I2C 16K BIT 2K X 8 2.5V/3.3V/5V 8PIN
BR24S16FV-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S16F-WE2 功能描述:IC EEPROM 16KBIT 100KHZ SOP8 RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:256K (32K x 8) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:28-TSSOP(0.465",11.8mm 宽) 供应商设备封装:28-TSOP 包装:带卷 (TR) 其它名称:71V256SA15PZGI8
BR24S16F-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS