参数资料
型号: BR24S64F-WE2
厂商: Rohm Semiconductor
文件页数: 5/41页
文件大小: 0K
描述: IC EEPROM 64KBIT 100KHZ SOP8
标准包装: 2,500
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 64K (8K x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 1.7 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-SOIC(0.173",4.40mm 宽)
供应商设备封装: 8-SOP
包装: 带卷 (TR)
BR24L □□ -W Series,BR24S □□□ -W Series
● Sync data input / output timing
Technical Note
SCL
tR
tF
tHIGH
SCL
tHD:STA
tSU:DAT
tLOW
tHD:DAT
tSU:STA
tHD:STA
tSU:STO
SDA
(input)
(入力)
SDA
tBUF
tPD
tDH
SDA
(出力)
(output)
○ Input read at the rise edge of SCL
○ Data output in sync with the fall of SCL
Fig.1-(a) Sync data input / output timing
SCL
START BIT
Fig.1-(b) Start-stop bit timing
STOP BIT
SCL
DATA(1)
DATA(n)
SDA
D0
ACK
SDA
D1
D0
ACK
ACK
t WR
Write data
( n-th address )
t W R
Stop condition
Start condition
WP
tSU : WP
ト ッ プ コ ンデ ィ シ
ス Stop condition ョン
t HD : WP
SCL
Fig.1-(c) Write cycle timing
Fig.1-(d) WP timing at write execution
DATA(1)
DATA(n)
SDA
D1
D0
ACK
ACK
tHIGH:WP
tWR
WP
At write execution, in the area from the D0 taken clock rise of the first
DATA(1), to tWR, set WP=“LOW”.
By setting WP “HIGH” in the area, write can be cancelled.
When it is set WP=“HIGH” during tWR, write is forcibly ended, and data
of address under access is not guaranteed, therefore write it once again.
Fig.1-(e) WP timing at write cance
www.rohm.com
? 2009 ROHM Co., Ltd. All rights reserved.
5/40
2009.09 - Rev.D
相关PDF资料
PDF描述
BR24S64FVM-WTR IC EEPROM 64KBIT 100KHZ MSOP8
BR24S32NUX-WTR IC EEPROM 32KBIT 100KHZ VSON8
BR25L160F-WE2 IC EEPROM SER 16KB SPI BUS 8SOP
AT24C128C-SSHM-T IC EEPROM 128KBIT 400KHZ 8SOIC
XC6VLX75T-3FFG484C IC FPGA VIRTEX 6 74K 484FFGBGA
相关代理商/技术参数
参数描述
BR24S64F-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S64NUX-WE2 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S64NUX-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S64-W 制造商:ROHM 制造商全称:Rohm 功能描述:I2C BUS Serial EEPROMs
BR24SXX-W 制造商:ROHM 制造商全称:Rohm 功能描述:I2C BUS Serial EEPROMs