参数资料
型号: BU-62743B3-112S
厂商: DATA DEVICE CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, BGA128
封装: 0.815 X 0.815 INCH, 0.140 INCH HEIGHT, 1 MM PITCH, BGA-128
文件页数: 83/93页
文件大小: 504K
代理商: BU-62743B3-112S
Data Device Corporation
62743_pre2.DOC
www.ddc-web.com
8-15-01
84
Table 67. SIGNAL DESCRIPTIONS BY FUNCTIONAL GROUPS
PCI BUS CONTROL SIGNALS
SIGNAL
NAME
PIN (F & G
Package)
DESCRIPTION
FRAME#
(I)
44
Frame. This signal is driven by the current bus master and identifies both the
beginning and duration of a bus operation.
When FRAME# is first asserted, it
indicates that a bus transaction is beginning and that valid addresses and a
corresponding bus command are present on the AD[31:0] and C/BE[3:0] lines.
FRAME# remains asserted during the data transfer portion of a bus operation
and is deasserted to signify the final data phase.
IRDY# (I)
45
Initiator Ready. This signal is sourced by the bus master and indicates that the
bus master is able to complete the current data phase of a bus transaction. For
write operations, it indicates that valid data is on the AD[31:0] pins. Wait states
occur until both TRDY# and IRDY# are asserted together.
TRDY# (O)
46
Target Ready. This signal is sourced by the selected target and indicates that
the target is able to complete the current data phase of a bus transaction. For
read operations, it indicates that the target is providing valid data is on the
AD[31:0] pins.
Wait states occur until both TRDY# and IRDY# are asserted
together.
STOP# (O)
48
Stop. The Stop signal is sourced by the selected target and conveys a request
to the bus master to stop the current transaction.
IDSEL (I)
33
Initialization Device Select. This pin is used as a chip select during configuration
read or write operations.
DEVSEL#
(O)
47
Device Select. This signal is sourced by an active target upon decoding that its
address and bus commands are valid. For bus masters, it indicates whether
any device has decoded the current bus cycle. (The BU-66318 operates as a
target agent only)
PERR# (O)
49
Parity Error. This pin is used for reporting parity errors during the data portion of
the bus transaction for all cycle except a Special Cycle. It is sourced b ythe
agent receiving data and driven active two clocks following the detection of an
error. This signal is driven inactive (high) two clocks prior to returning to the tri-
state condition.
SERR# (O)
50
System Error. This pin is used for reporting address parity errors, data parity
errors on Special Cycle commands, or any other condition having a catastrophic
system impact.
INTA# (O)
21
Interrupt A. This pin is a level sensitive, active low interrupt to the host.
Error! Reference source not found.
FACTORY TEST
SIGNAL
PIN
(F & G Package)
DESCRIPTION
XCVR_TP (ZAP VOLTA)
P1(*)
XCVR_TP (READOUTB)
P2(*)
XCVR_TP (READOUTA)
P3(*)
XCVR_TP (CLOCK)
P4(*)
XCVR_TP (RESET*)
P5(*)
XCVR_TP (ZAP VOLTB)
P6(*)
For factory test only. Do not connect for normal
operation.
(*) Note that the Test Output pins are pads located on the bottom of the
相关PDF资料
PDF描述
BU-62743B3-120L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, BGA128
BU-62743B3-120S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, BGA128
BU-62743B3-122W 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, BGA128
BU-62743B3-130S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, BGA128
BU-62743B3-130Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, BGA128
相关代理商/技术参数
参数描述
BU-62843 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
BU-62864 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
BU-62-9 功能描述:测试电夹 INSULATOR FOR 60 SERIES WHITE RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black
BU-62-BLU 制造商:Mueller Electric Company 功能描述:Cable Accessories Insulator Vinyl Blue
BU-62S-0 功能描述:INSULATOR FOR BU-60 SERIES BLK 制造商:mueller electric co 系列:BU 零件状态:有效 类型:测试夹,引线,探针 配件类型:绝缘体,黑色 配套使用产品/相关产品:鳄鱼夹:BU-60,BU-60C,BU-60CS,BU-60PR2,BU-60S,BU-60TBO,BU-60U,BU-60X,BU-61 规格:- 标准包装:1