参数资料
| 型号： | BU3076HFV-TR |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 9/22页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN 1CH HVSOF6 |
| 标准包装： | 3,000 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 主要目的： | 数码相机 |
| 输入： | 时钟 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 67.5MHz |
| 电源电压： | 2.85 V ~ 3.6 V |
| 工作温度： | -5°C ~ 75°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 6-SMD |
| 供应商设备封装： | HVSOF6 |
| 包装： | 带卷 (TR) |
DS601F2
17
CS5340
Confidential Draft
3/11/08
4.2.3
Master Clock
The CS5340 requires a Master clock (MCLK) which runs the internal sampling circuits and digital filters.
There is also an internal MCLK divider which is automatically activated based on the speed mode and
frequency of the MCLK. Table 3 shows a listing of the external MCLK/LRCK ratios that are required.
Table 4 lists some common audio output sample rates and the required MCLK frequency. Please note
that not all of the listed sample rates are supported when operating with a fast MCLK (512x, 256x, 128x
for Single-, Double-, and Quad-Speed Modes, respectively).
4.3
Serial Audio Interface
The CS5340 supports both IS and Left-Justified serial audio formats. Upon start-up, the CS5340 will detect
the logic level on SDOUT (pin 4). A 10 k
pull-up to VL is needed to select IS format, and a 10 k pull-
down to GND is needed to select Left-Justified format. Figures 19 and 20 illustrate the IS and Left-Justified
audio formats. Please see Figures 13 through 16, for more information on the required timing for the two
serial audio interface formats. Also see Application Note AN282 for a detailed discussion of the serial audio
interface formats.
Single-Speed Mode
Double-Speed Mode
Quad-Speed Mode
MCLK/LRCK Ratio
256x, 512x
128x, 256x
64x*,128x
* Quad Speed, 64x only available in Master Mode.
Table 3. Master Clock (MCLK) Ratios
SAMPLE RATE (kHz)
MCLK (MHz)
32
8.192
44.1
11.2896
22.5792
48
12.288
24.576
64
8.192
88.2
11.2896
22.5792
96
12.288
24.576
192
12.288
24.576
Table 4. Master Clock (MCLK) Frequencies for Standard Audio Sample Rates
SD A T A
2 3 2 2
8
7
23 22
SCLK
LR C K
23 2 2
65
43
21
0
87
65
43
21
0
9
Left C hann el
R igh t C h a nne l
Figure 19. IS Serial Audio Interface
SD AT A
2 3 2 2
7
6
23 2 2
SC L K
L RCK
23 22
54
32
10
8
76
54
32
10
8
9
Le ft C h a n nel
R igh t C h annel
Figure 20. Left-Justified Serial Audio Interface
相关PDF资料 |
PDF描述 |
|---|---|
| CA3338AMZ96 | IC DAC 8BIT 50MSPS R-R 16-SOIC |
| CDCR83DBQG4 | IC DIRECT RAMBUS CLK GEN 24-QSOP |
| CDP68HC68T1M | IC RTC 32X8 NVSRAM CMOS 20-SOIC |
| CPLL66-1600-2200 | IC VCO PLL/SYNTH 2.2GHZ SMD |
| CPLL66-2175-2175 | IC VCO PLL/SYNTH 2175MHZ SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU307F | 制造商:ISC 制造商全称:Inchange Semiconductor Company Limited 功能描述:isc Silicon NPN Power Transistor |
| BU3087FV-E | 制造商:ROHM 制造商全称:Rohm 功能描述:Built in VCXO,Spread-Spectrum Clock Generator |
| BU3087FV-E2 | 制造商:ROHM Semiconductor 功能描述:PLL Clock Generator Single 16-Pin SSOP-B T/R |
| BU-30BL | 功能描述:测试电夹 BRLD MINI-GATOR CLIP RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
| BU-30C | 功能描述:测试电夹 MIN-GATOR CLIP COP RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black |
发布紧急采购，3分钟左右您将得到回复。