- 您现在的位置：买卖IC网 > Datasheet目录316 > BU9833GUL-WE2 (Rohm Semiconductor)IC EEPROM 2KBIT 100KHZ VCSP50L1 Datasheet资料下载
参数资料
| 型号： | BU9833GUL-WE2 |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 12/27页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 100KHZ VCSP50L1 |
| 标准包装： | 3,000 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (256 x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 6-UFBGA，CSPBGA |
| 供应商设备封装： | VCSP50L1 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
BU9833GUL-W (2Kbit)
Datasheet
I C BUS data communication
I C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long,
● I 2 C BUS communication
2
2
and acknowledge is always required after each byte.
I 2 C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and
serial clock (SCL).
Among devices, there are “master” that generates clock and control communication start and end, and “slave” that is
controlled by addresses peculiar to devices.
EEPROM becomes “slave”. And the device that outputs data to bys during data communication is called “transmitter”,
and the device that receives data is called “receiver “.
SDA
SCL
1-7
8
9
1-7
8
9
1-7
8
9
S
P
START ADDRESS R/W
ACK
DATA
ACK
DATA
ACK
STOP
condition
condition
Figure 30. Data transfer timing
○ Start condition (start bit recognition)
? Before executing each command, start condition (start bit) where SDA goes from “HIGH” down to “LOW”
when SCL is “HIGH” is necessary.
? This IC always detects whether SDA and SCL are in start condition (start bit) of not, therefore, unless this condition is
satisfied, any command is executed.
○ Stop condition (stop bit recognition)
?
Each command can be ended by SDA rising from “LOW” to “HIGH” when stop condition (stop bit), namely,
SCL is “HIGH”.
○ Acknowledge (ACK) signal
? This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In
master and slave, the device ( μ -COM at slave address input of write command, read command, and this IC at data
output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
? This device (this IC at slave address input of write command, read command, and μ -COM at data output of read
command) at the receiver (receiving) side sets SDA “LOW” during 9 clock cycles, and outputs acknowledge signal
(ACK signal) showing that it has received the 8bit data.
? This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) “LOW”.
? Each write action outputs acknowledge signal (ACK signal) “LOW”, at receiving 8bit data (word address and write data).
? Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) “LOW”.
? When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master ( μ -COM) side, this
IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and
recognizes stop condition (stop bit), and ends read action.
And this IC gets in standby status.
○ Device addressing
? Output slave address after start condition from master.
? The significant 4 bits of slave address are used for recognizing a device type.
The device code of this IC is fixed to “1010”.
? Next slave addressed (A2 --- device address) are for selecting devices, and plural ones can be used on a same bus
according to the number of device addresses.
? The most insignificant bit ( R / W --- READ / WRITE ) of slave address is used for designating write or read action, and is
as shown below.
Setting R / W to 0 --- write (setting 0 to word address setting of random read)
Setting R / W to 1 --- read
Maximum number
Type
Slave address
of connected
buses
BU9833GUL-W
1
0
1
0
A2
0
0
R / W
2
www.rohm.com
? 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111 ? 15 ? 001
12/24
TSZ02201-0R2R0G100450-1-2
04.SEP.2012 Rev.001
相关PDF资料 |
PDF描述 |
|---|---|
| BU9844GUL-WE2 | IC EEPROM 16KBIT 2WIRE VCSP50L1 |
| BU9847GUL-WE2 | IC EEPROM 4KBIT 2WIRE VCSP50L1 |
| BU9880GUL-WE2 | IC EEPROM 64KBIT 2WIRE VCSP50L1 |
| BU9882FV-WE2 | IC EEPROM 2KBIT 400KHZ 14SSOP |
| BU9883FV-WE2 | IC EEPROM 6KBIT 400KHZ SSOP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU9844GUL-W | 制造商:ROHM 制造商全称:Rohm 功能描述:WL-CSP EEPROM family I2C BUS |
| BU9844GUL-W_10 | 制造商:ROHM 制造商全称:Rohm 功能描述:WL-CSP EEPROM family I2C BUS |
| BU9844GUL-WE2 | 功能描述:电可擦除可编程只读存储器 电可擦除可编程只读存储器 Serial-2Wire 16Kb RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| BU9847GUL-W | 制造商:ROHM 制造商全称:Rohm 功能描述:WL-CSP EEPROM family I2C BUS |
| BU9847GUL-W_10 | 制造商:ROHM 制造商全称:Rohm 功能描述:WL-CSP EEPROM family I2C BUS |
发布紧急采购，3分钟左右您将得到回复。