- 您现在的位置：买卖IC网 > PDF目录201303 > BX80524R300128 (INTEL CORP) 32-BIT, 300 MHz, MICROPROCESSOR, XMA PDF资料下载
参数资料
| 型号： | BX80524R300128 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 300 MHz, MICROPROCESSOR, XMA |
| 封装： | SINGLE EDGE PROCESSOR PACKAGE |
| 文件页数： | 45/130页 |
| 文件大小： | 2654K |
| 代理商： | BX80524R300128 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
Datasheet
21
Intel Celeron Processor up to 1.10 GHz
2.6
System Bus Unused Pins
All RESERVED pins must remain unconnected. Connection of these pins to VCCCORE, VSS, or to
any other signal (including each other) can result in component malfunction or incompatibility
with future Celeron processor products. See Section 5.0 for a pin listing of the processor and the
location of each RESERVED pin.
For Intel Celeron processors in the S.E.P. Package, the TESTHI pin must be at a logic-high level
when the core power supply comes up. For more information, please refer to erratum C26 of the
Intel
Celeron Processor Specification Update (Order Number 243748). Also note that the
TESTHI signal is not available on Intel Celeron processors in the PGA package.
PICCLK must be driven with a valid clock input and the PICD[1:0] lines must be pulled-up to
2.5 V even when the APIC will not be used. A separate pull-up resistor must be provided for each
PICD line.
For reliable operation, always connect unused inputs or bi-directional signals to their deasserted
signal level. The pull-up or pull-down resistor value is system dependent and should be chosen
such that the logic-high (VIH) and logic-low (VIL) requirements are met.
For the S.E.P. Package, unused AGTL+ inputs should not be connected as the package substrate has
termination resistors. On the other hand, the PGA packages do not have AGTL+ termination in
their package and must have any unused AGTL+ inputs terminated through a pull-up resistor. For
designs that intend to only support the FC-PGA/FC-PGA2 processors, unused AGTL+ inputs will
be terminated by the processor’s on-die termination resistors and, thus, do not need to be
terminated on the motherboard. However, the reset pin should always be terminated on the
motherboard.
For unused CMOS inputs, active-low signals should be connected through a pull-up resistor to
meet VIH requirements and active-high signals should be connected through a pull-down resistor to
meet VIL requirements. Unused CMOS outputs can be left unconnected. A resistor must be used
when tying bi-directional signals to power or ground. For any signal pulled to either power or
ground, a resistor will allow for system testability.
2.7
Processor System Bus Signal Groups
To simplify the following discussion, the Celeron processor system bus signals have been
combined into groups by buffer type. All Celeron processor system bus outputs are open drain
and require a high-level source provided externally by the termination or pull-up resistor.
AGTL+ input signals have differential input buffers, which use VREF as a reference signal. AGTL+
output signals require termination to 1.5 V. In this document, the term "AGTL+ Input" refers to the
AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, "AGTL+ Output"
refers to the AGTL+ output group as well as the AGTL+ I/O group when driving.
EMI pins (S.E.P. Package only) should be connected to motherboard ground and/or to chassis
ground through zero ohm (0
) resistors. The zero ohm resistors should be placed in close
proximity to the SC242 connector. The path to chassis ground should be short in length and have a
low impedance.
The PWRGOOD, BCLK, and PICCLK inputs can each be driven from ground to 2.5 V. Other
CMOS inputs (A20M#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, SMI, SLP#, and
STPCLK#) must be pulled up to VCCCMOS. In addition, the CMOS, APIC, and TAP outputs are
相关PDF资料 |
PDF描述 |
|---|---|
| BZV09/A0332/04 | 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR |
| BZV09/A0332/14 | 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR |
| BZV09/A0332/37 | 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR |
| BKT-146-01-F-V | 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| BKT-146-01-L-V | 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80524R30012A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| BX80524R33312A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| BX80525U500256E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U533256EB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U550256E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
发布紧急采购，3分钟左右您将得到回复。