- 您现在的位置：买卖IC网 > PDF目录298892 > BX80525U450512E (INTEL CORP) 32-BIT, 450 MHz, MICROPROCESSOR, XMA PDF资料下载
参数资料
| 型号： | BX80525U450512E |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 450 MHz, MICROPROCESSOR, XMA |
| 文件页数： | 3/94页 |
| 文件大小： | 898K |
| 代理商： | BX80525U450512E |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
Pentium
III Processor at 450 MHz, 500 MHz, 533B MHz, 550 MHz, 600/600B MHz
Datasheet
11
2.0
Electrical Specifications
2.1
Processor System Bus and VREF
Most Pentium III processor signals use a variation of the low voltage Gunning Transceiver Logic
(GTL) signaling technology.
The Pentium Pro processor system bus specification is similar to the GTL specification, but was
enhanced to provide larger noise margins and reduced ringing. The improvements are
accomplished by increasing the termination voltage level and controlling the edge rates. This
specification is different from the GTL specification, and is referred to as GTL+. For more
information on GTL+ specifications, see the GTL+ buffer specification in the Pentium II
Processor Developer’s Manual (Order Number 243502).
The Pentium III processor varies from the Pentium Pro processor in its output buffer
implementation. The buffers that drive the system bus signals on the Pentium III processor are
actively driven to VCC
CORE for one clock cycle after the low to high transition to improve rise
times. These signals should still be considered open-drain and require termination to a supply that
provides the high signal level. Because this specification is different from the standard GTL+
specification, it is referred to as AGTL+ in this and other documentation. AGTL+ logic and GTL+
logic are compatible with each other and may both be used on the same system bus. For more
information on AGTL+ routing, see AP-906, 100 MHz AGTL+ Layout Guidelines for the Pentium
III Processor and Intel 440BX AGPset (Order Number 245086) or the appropriat platform
design guide.
AGTL+ inputs use differential receivers which require a reference signal (V
REF). VREF is used by the
receivers to determine if a signal is a logical 0 or a logical 1, and is generated on the S.E.C.C. and
S.E.C.C.2 packages for the processor core. Local V
REF copies should be generated on the baseboard
for all other devices on the AGTL+ system bus. Termination (usually a resistor at each end of the
signal trace) is used to pull the bus up to the high voltage level and to control reflections on the
transmission line. The processor contains termination resistors that provide termination for one end
of the Pentium III processor system bus. These specifications assume another resistor at the end of
each signal trace to ensure adequate signal quality for the AGTL+ signals; see Table 10 for the bus
termination voltage specifications for AGTL+. Refer to the Pentium II Processor Developer’s
Manual (Order Number 243502) for the GTL+ bus specification. Solutions exist for single-ended
termination as well, though this implementation changes system design. Figure 2 is a schematic
representation of AGTL+ bus topology with Pentium III processors.
The AGTL+ bus depends on incident wave switching. Therefore timing calculations for AGTL+
signals are based on flight time as opposed to capacitive deratings. Analog signal simulation of the
Pentium III processor system bus including trace lengths is highly recommended when designing a
system with a heavily loaded AGTL+ bus, especially for systems using a single set of termination
resistors (i.e., those on the processor substrate). Such designs will not match the solution space
allowed for by installation of termination resistors on the baseboard. See Intel’s Developer’s
Website (http://developer.intel.com) to download the Pentium III Processor I/O Buffer Models,
Viewlogic* XTK* model format (formerly known as QUAD format).
相关PDF资料 |
PDF描述 |
|---|---|
| BX80526F500256E | 32-BIT, 500 MHz, MICROPROCESSOR, PPGA370 |
| BX80526F650256E | 32-BIT, 650 MHz, MICROPROCESSOR, PPGA370 |
| BX80526F750256E | 32-BIT, 750 MHz, MICROPROCESSOR, PPGA370 |
| BX80526F850256E | 32-BIT, 850 MHz, MICROPROCESSOR, PPGA370 |
| BX80526C866256E | 32-BIT, 866 MHz, MICROPROCESSOR, PPGA370 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80525U500256E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U533256EB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U550256E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U600256E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U600256EB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
发布紧急采购，3分钟左右您将得到回复。