参数资料
型号: BX80525U450512E
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 450 MHz, MICROPROCESSOR, XMA
文件页数: 7/94页
文件大小: 898K
代理商: BX80525U450512E
Pentium
III Processor at 450 MHz, 500 MHz, 533B MHz, 550 MHz, 600/600B MHz
Datasheet
15
2.2.7
Clock Control
The processor provides the clock signal to the L2 cache. During AutoHALT Power Down and
Stop-Grant states, the processor will process a system bus snoop. The processor will not stop the
clock to the L2 cache during AutoHALT Power Down or Stop-Grant states. Entrance into the
Halt/Grant Snoop state will allow the L2 cache to be snooped, similar to the Normal state.
When the processor is in Sleep and Deep Sleep states, it will not respond to interrupts or snoop
transactions. During the Sleep state, the clock to the L2 cache is not stopped. During the Deep
Sleep state, the clock to the L2 cache is stopped. The clock to the L2 cache will be restarted only
after the internal clocking mechanism for the processor is stable (i.e., the processor has re-entered
Sleep state).
PICCLK should not be removed during the AutoHALT Power Down or Stop-Grant states.
PICCLK can be removed during the Sleep or Deep Sleep states. When transitioning from the Deep
Sleep state to the Sleep state, PICCLK must be restarted with BCLK.
2.3
Power and Ground Pins
The operating voltage of the processor die and of the L2 cache die differ from each other. There are
two groups of power inputs on the Pentium III processor package to support this voltage difference
between the components in the package. There are also five pins defined on the package for voltage
identification (VID). These pins specify the voltage required by the processor core. These have
been added to cleanly support voltage specification variations on current and future Pentium III
processors.
For clean on-chip power distribution, Pentium III processors have 27 VCC (power) and 30 VSS
(ground) inputs. The 27 VCC pins are further divided to provide the different voltage levels to the
components. VCC
CORE inputs for the processor core and some L2 cache components account for 19
of the VCC pins, while 4 VTT inputs (1.5 V) are used to provide an AGTL+ termination voltage to
the processor and 3 VCC
L2 inputs (3.3 V) are for use by the L2 cache TagRAM and BSRAMs. One
VCC
5 pin is provided for use by test equipment and tools. VCC5, VCCL2, and VCCCORE must remain
electrically separated from each other. On the circuit board, all VCC
CORE pins must be connected to a
voltage island and all VCC
L2 pins must be connected to a separate voltage island (an island is a
portion of a power plane that has been divided, or an entire plane). Similarly, all V
SS pins must be
connected to a system ground plane.
2.4
Decoupling Guidelines
Due to the large number of transistors and high internal clock speeds, the processor is capable of
generating large average current swings between low and full power states. This causes voltages on
power planes to sag below their nominal values if bulk decoupling is not adequate. Care must be
taken in the board design to ensure that the voltage provided to the processor remains within the
specifications listed in Table 7. Failure to do so can result in timing violations or a reduced lifetime
of the component.
相关PDF资料
PDF描述
BX80526F500256E 32-BIT, 500 MHz, MICROPROCESSOR, PPGA370
BX80526F650256E 32-BIT, 650 MHz, MICROPROCESSOR, PPGA370
BX80526F750256E 32-BIT, 750 MHz, MICROPROCESSOR, PPGA370
BX80526F850256E 32-BIT, 850 MHz, MICROPROCESSOR, PPGA370
BX80526C866256E 32-BIT, 866 MHz, MICROPROCESSOR, PPGA370
相关代理商/技术参数
参数描述
BX80525U500256E 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
BX80525U533256EB 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
BX80525U550256E 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
BX80525U600256E 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
BX80525U600256EB 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor