- 您现在的位置：买卖IC网 > PDF目录298892 > BX80525U550512E (INTEL CORP) 32-BIT, 550 MHz, MICROPROCESSOR, XMA PDF资料下载
参数资料
| 型号： | BX80525U550512E |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 550 MHz, MICROPROCESSOR, XMA |
| 文件页数： | 6/94页 |
| 文件大小： | 898K |
| 代理商： | BX80525U550512E |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
Pentium
III Processor at 450 MHz, 500 MHz, 533B MHz, 550 MHz, 600/600B MHz
14
Datasheet
2.2.4
HALT/Grant Snoop State—State 4
The processor will respond to snoop transactions on the Pentium III processor system bus while in
Stop-Grant state or in AutoHALT Power Down state. During a snoop transaction, the processor
enters the HALT/Grant Snoop state. The processor will stay in this state until the snoop on the
Pentium III processor system bus has been serviced (whether by the processor or another agent on
the Pentium III processor system bus). After the snoop is serviced, the processor will return to the
Stop-Grant state or AutoHALT Power Down state, as appropriate.
2.2.5
Sleep State—State 5
The Sleep state is a very low power state in which the processor maintains its context, maintains
the phase-locked loop (PLL), and has stopped all internal clocks. The Sleep state can only be
entered from the Stop-Grant state. Once in the Stop-Grant state, the SLP# pin can be asserted,
causing the processor to enter the Sleep state. The SLP# pin is not recognized in the Normal or
AutoHALT states.
Snoop events that occur while in Sleep State or during a transition into or out of Sleep state will
cause unpredictable behavior.
In the Sleep state, the processor is incapable of responding to snoop transactions or latching
interrupt signals. No transitions or assertions of signals (with the exception of SLP# or RESET#)
are allowed on the system bus while the processor is in Sleep state. Any transition on an input
signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.
If RESET# is driven active while the processor is in the Sleep state, and held active as specified in
the RESET# pin specification, then the processor will reset itself, ignoring the transition through
Stop-Grant State. If RESET# is driven active while the processor is in the Sleep State, the SLP#
and STPCLK# signals should be deasserted immediately after RESET# is asserted to ensure the
processor correctly executes the Reset sequence.
While in the Sleep state, the processor is capable of entering its lowest power state, the Deep Sleep
state, by stopping the BCLK input (see Section 2.2.6). Once in the Sleep or Deep Sleep states, the
SLP# pin can be deasserted if another asynchronous system bus event occurs. The SLP# pin has a
minimum assertion of one BCLK period.
2.2.6
Deep Sleep State—State 6
The Deep Sleep state is the lowest power state the processor can enter while maintaining context.
The Deep Sleep state is entered by stopping the BCLK input (after the Sleep state was entered from
the assertion of the SLP# pin). The processor is in Deep Sleep state immediately after BLCK is
stopped. It is recommended that the BLCK input be held low during the Deep Sleep State.
Stopping of the BCLK input lowers the overall current consumption to leakage levels.
To re-enter the Sleep state, the BLCK input must be restarted. A period of 1 ms (to allow for PLL
stabilization) must occur before the processor can be considered to be in the Sleep state. Once in
the Sleep state, the SLP# pin can be deasserted to re-enter the Stop-Grant state.
While in Deep Sleep state, the processor is incapable of responding to snoop transactions or
latching interrupt signals. No transitions or assertions of signals are allowed on the system bus
while the processor is in Deep Sleep state. Any transition on an input signal before the processor
has returned to Stop-Grant state will result in unpredictable behavior.
相关PDF资料 |
PDF描述 |
|---|---|
| BX80525U450512E | 32-BIT, 450 MHz, MICROPROCESSOR, XMA |
| BX80526F500256E | 32-BIT, 500 MHz, MICROPROCESSOR, PPGA370 |
| BX80526F650256E | 32-BIT, 650 MHz, MICROPROCESSOR, PPGA370 |
| BX80526F750256E | 32-BIT, 750 MHz, MICROPROCESSOR, PPGA370 |
| BX80526F850256E | 32-BIT, 850 MHz, MICROPROCESSOR, PPGA370 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80525U600256E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U600256EB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U650256 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U667256 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| BX80525U700256 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
发布紧急采购，3分钟左右您将得到回复。