收藏本站
参数资料
型号： BX80557E2140
厂商： INTEL CORP
元件分类： 微控制器/微处理器
英文描述： MICROPROCESSOR, PBGA775
封装： LGA-775
文件页数： 16/107页
文件大小： 1474K
代理商： BX80557E2140
Electrical Specifications
16
Datasheet
2.4
Market Segment Identification (MSID)
The MSID[1:0] signals may be used as outputs to determine the Market Segment of
the processor. Table 3 provides details regarding the state of MSID[1:0]. A circuit can
be used to prevent 130 W TDP processors from booting on boards optimized for 65 W
TDP.
2.5
Reserved, Unused, and TESTHI Signals
All RESERVED lands must remain unconnected. Connection of these lands to VCC, VSS,
VTT, or to any other signal (including each other) can result in component malfunction
or incompatibility with future processors. See Chapter 4 for a land listing of the
processor and the location of all RESERVED lands.
In a system level design, on-die termination has been included by the processor to
allow signals to be terminated within the processor silicon. Most unused GTL+ inputs
should be left as no connects as GTL+ termination is provided on the processor silicon.
However, see Table 8 for details on GTL+ signals that do not include on-die termination.
Unused active high inputs, should be connected through a resistor to ground (VSS).
Unused outputs can be left unconnected, however this may interfere with some TAP
functions, complicate debug probing, and prevent boundary scan testing. A resistor
must be used when tying bidirectional signals to power or ground. When tying any
signal to power or ground, a resistor will also allow for system testability. Resistor
values should be within ± 20% of the impedance of the motherboard trace for front
side bus signals. For unused GTL+ input or I/O signals, use pull-up resistors of the
same value as the on-die termination resistors (RTT). For details, see Table 14.
TAP and CMOS signals do not include on-die termination. Inputs and used outputs must
be terminated on the motherboard. Unused outputs may be terminated on the
motherboard or left unconnected. Note that leaving unused outputs unterminated may
interfere with some TAP functions, complicate debug probing, and prevent boundary
scan testing.
All TESTHI[13:0] lands should be individually connected to VTT via a pull-up resistor
that matches the nominal trace impedance.
Table 3.
Market Segment Selection Truth Table for MSID[1:0]1, 2, 3, 4
NOTES:
1. The MSID[1:0] signals are provided to indicate the Market Segment for the processor
and may be used for future processor compatibility or for keying. Circuitry on the
motherboard may use these signals to identify the processor installed.
2.
These signals are not connected to the processor die.
3.
A logic 0 is achieved by pulling the signal to ground on the package.
4.
A logic 1 is achieved by leaving the signal as a no connect on the package.
MSID1
MSID0
Description
00
Intel Pentium Dual-Core Desktop processor E2000 series
01
Reserved
10
Reserved
11
Reserved
相关PDF资料
PDF描述
BXM80526B600128 64-BIT, 600 MHz, MICROPROCESSOR, PBGA495
BXM80526B700128 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
BXM80526B700 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
BXM80536GC2100F 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
BXM80536GC1800F 32-BIT, 1800 MHz, MICROPROCESSOR, CPGA478
相关代理商/技术参数
参数描述
BX80557E2160 S LA8Z 制造商:Intel 功能描述:
BX80557E4400 制造商:Intel 功能描述:MPU Core?2 Duo Processor E4400 65nm 2GHz 775-Pin FCLGA6
BX80557E4500 S LA95 制造商:Intel 功能描述:MPU Core?2 Duo Processor E4500 65nm 2.2GHz 775-Pin FCLGA6
BX80557E4600 S LA94 制造商:Intel 功能描述:MPU Core?2 Duo Processor E4600 65nm 2.4GHz 775-Pin FCLGA6
BX80557E6300 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述:
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*