- 您现在的位置：买卖IC网 > PDF目录16048 > CAT1161WI-42-T3 (ON Semiconductor)IC SUPERVISOR W/MEM 4.25V 8SOIC PDF资料下载
参数资料
| 型号： | CAT1161WI-42-T3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 9/13页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR W/MEM 4.25V 8SOIC |
| 标准包装： | 1 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 高有效/低有效 |
| 复位超时： | 最小为 130 ms |
| 电压 - 阀值： | 4.25V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 标准包装 |
| 产品目录页面： | 806 (CN2011-ZH PDF) |
| 其它名称： | CAT1161WI-42-T3DKR |
CAT1161, CAT1162
READ OPERATIONS
The READ operation for the CAT1161/2 is initiated in the
same manner as the write operation with one exception, that
R/W bit is set to one. Three different READ operations are
possible: Immediate/Current Address READ,
Selective/Random READ and Sequential READ.
Immediate/Current Address Read
The CAT1161/2 address counter contains the address of
the last byte accessed, incremented by one. In other words,
S
T
if the last READ or WRITE access was to address N, the
READ immediately following would access data from
address N+1. For all devices, N=E=2047. The counter will
wrap around to Zero and continue to clock out valid data for
the 16K devices. After the CAT1161/2 receives its slave
address information (with the R/W bit set to one), it issues
an acknowledge, then transmits the 8 ? bit byte requested.
The master device does not send an acknowledge, but will
generate a STOP condition.
S
BUS ACTIVITY:
MASTER
SDA LINE
A
R
T
S
SLAVE
ADDRESS
A
C
DATA
N
O
T
O
P
P
K
A
C
K
SCL
SDA
8
8TH BIT
9
DATA OUT
NO ACK
STOP
Figure 9. Immediate Address Read Timing
Selective/Random Read
Selective/Random READ operations allow the Master
device to select at random any memory location for a READ
operation. The Master device first performs a ‘dummy’
write operation by sending the START condition, slave
address and byte addresses of the location it wishes to read.
After the CAT1161/2 acknowledges, the Master device
sends the START condition and the slave address again, this
time with the R/W bit set to one. The CAT1161/2 then
responds with its acknowledge and sends the 8 ? bit byte
requested. The master device does not send an acknowledge
but will generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by either
the Immediate Address READ or Selective READ
operations. After the CAT1161/2 sends the inital 8 ? bit byte
requested, the Master will responds with an acknowledge
which tells the device it requires more data. The CAT1161/2
will continue to output an 8 ? bit byte for each acknowledge,
thus sending the STOP condition.
The data being transmitted from the CAT1161/2 is
outputted sequentially with data from address N followed by
data from address N+1. The READ operation address
counter increments all of the CAT1161/2 address bits so that
the entire memory array can be read during one operation.
If more than E (where E=2047 for the CAT1161/2) bytes are
read out, the counter will ‘wrap around’ and continue to
clock out data bytes.
Manual Reset Operation
The CAT116x RESET or RESET pin can also be used as
a manual reset input.
Only the “active” edge of the manual reset input is
internally sensed. The positive edge is sensed if RESET is
used as a manual reset input and the negative edge is sensed
if RESET is used as a manual reset input.
An internal counter starts a 200 ms count. During this
time, the complementary reset output will be kept in the
active state. If the manual reset input is forced active for
more than 200 ms, the complementary reset output will
switch back to the non active state after the 200 ms expired,
regardless for how long the manual reset input is forced
active.
The embedded EEPROM is disabled as long as a reset
condition is maintained on any RESET pin. If the external
forced RESET/RESET is longer than internal controlled
time ? out period, t PURST , the memory will not respond with
an acknowledge for any access as long as the manual reset
input is active.
http://onsemi.com
9
相关PDF资料 |
PDF描述 |
|---|---|
| 200PX33MEFCT810X20 | CAP ALUM 33UF 200V 20% RADIAL |
| VE-JV2-EZ-F2 | CONVERTER MOD DC/DC 15V 25W |
| CCK26.5-MM-190-48 | RFCABLE M/M LOW LOSS 26.5GHZ 48" |
| RCC25DRYN | CONN EDGECARD 50POS DIP .100 SLD |
| LHL10NB393J | INDUCTOR 39000UH 53MA RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT1161WI45 | 功能描述:监控电路 16K I2C Memory w/WDT RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| CAT1161WI-45 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Catalyst Semiconductor 功能描述: |
| CAT1161WI-45-G | 功能描述:监控电路 CPU w/16K RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| CAT1161WI-45-GT3 | 功能描述:监控电路 CPU w/16K RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| CAT1161WI-45-T3 | 功能描述:监控电路 CPU Supervisor with 16K EEPROM RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。