- 您现在的位置：买卖IC网 > PDF目录3934 > CAT24C128HU3IGT3 (ON Semiconductor)IC EEPROM SERIAL 128KB I2C 8UDFN PDF资料下载
参数资料
| 型号： | CAT24C128HU3IGT3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 5/16页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM SERIAL 128KB I2C 8UDFN |
| 标准包装： | 3,000 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 128K (16K x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-UFDFN 裸露焊盘 |
| 供应商设备封装： | 8-UDFN（2x3） |
| 包装： | 带卷 (TR) |
CAT24C128
Power ? On Reset (POR)
The CAT24C128 incorporates Power ? On Reset (POR)
circuitry which protects the device against powering up in
the wrong state.
The CAT24C128 will power up into Standby mode after
V CC exceeds the POR trigger level and will power down into
Reset mode when V CC drops below the POR trigger level.
This bi ? directional POR feature protects the device against
‘brown ? out’ failure following a temporary loss of power.
Pin Description
SCL : The Serial Clock input pin accepts the Serial Clock
generated by the Master.
SDA : The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this pin
is open drain. Data is acquired on the positive edge, and is
delivered on the negative edge of SCL.
A 0 , A 1 and A 2 : The Address pins accept the device address.
When not driven, these pins are pulled LOW internally.
WP : The Write Protect input pin inhibits all write
operations, when pulled HIGH. When not driven, this pin is
pulled LOW internally.
Functional Description
The CAT24C128 supports the Inter ? Integrated Circuit
(I 2 C) Bus data transmission protocol, which defines a device
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by a
Master device, which generates the serial clock and all
START and STOP conditions. The CAT24C128 acts as a
Slave device. Master and Slave alternate as either
transmitter or receiver. Up to 8 devices may be connected to
the bus as determined by the device address inputs A 0 , A 1 ,
and A 2 .
I 2 C Bus Protocol
The I 2 C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the V CC supply via pull ? up
resistors. Master and Slave devices connect to the 2 ? wire
bus via their respective SCL and SDA pins. The transmitting
device pulls down the SDA line to ‘transmit’ a ‘0’ and
releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while SCL
is HIGH will be interpreted as a START or STOP condition
(Figure 2). The START condition precedes all commands. It
consists of a HIGH to LOW transition on SDA while SCL
is HIGH. The START acts as a ‘wake ? up’ call to all
receivers. Absent a START, a Slave will not respond to
commands. The STOP condition completes all commands.
It consists of a LOW to HIGH transition on SDA while SCL
is HIGH.
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an 8 ? bit
serial Slave address. The first 4 bits of the Slave address are
set to 1010, for normal Read/Write operations (Figure 3).
The next 3 bits, A 2 , A 1 and A 0 , select one of 8 possible Slave
devices and must match the state of the external address pins.
The last bit, R/W, specifies whether a Read (1) or Write (0)
operation is to be performed.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA line
during the 9 th clock cycle (Figure 4). The Slave will also
acknowledge all address bytes and every data byte presented
in Write mode. In Read mode the Slave shifts out a data byte,
and then releases the SDA line during the 9 th clock cycle. As
long as the Master acknowledges the data, the Slave will
continue transmitting. The Master terminates the session by
not acknowledging the last data byte (NoACK) and by
issuing a STOP condition. Bus timing is illustrated in
Figure 5.
http://onsemi.com
5
相关PDF资料 |
PDF描述 |
|---|---|
| AYF210935 | CONN FPC 0.2MM 9POS SMD R/A |
| AYF330965 | CONN FPC .3MM 9POS SMD Y3BW |
| 345-020-527-201 | CARDEDGE 20POS DUAL .100 GREEN |
| 345-020-524-804 | CARDEDGE 20POS DUAL .100 GREEN |
| CAT24C164VP2IGT3 | IC EEPROM SERIAL 16KB I2C 8TDFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT24C128HU3I-GT3 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Catalyst Semiconductor 功能描述: |
| CAT24C128HU4IGT3 | 功能描述:电可擦除可编程只读存储器 DPPNV32TAPSUP/DOWN RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT24C128LGI | 制造商:Catalyst Semiconductor 功能描述: |
| CAT24C128LI-G | 功能描述:电可擦除可编程只读存储器 (16384x8) 128K RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT24C128UI-G | 制造商:ON Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。