参数资料
| 型号： | CAT24C64WI-GT3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 4/15页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 400KHZ 8SOIC |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 标准包装 |
| 产品目录页面： | 807 (CN2011-ZH PDF) |
| 其它名称： | CAT24C64WI-GT3DKR |
CAT24C64
Power ? On Reset (POR)
Each CAT24C64 incorporates Power ? On Reset (POR)
circuitry which protects the internal logic against powering
up in the wrong state. The device will power up into Standby
mode after V CC exceeds the POR trigger level and will
power down into Reset mode when V CC drops below the
POR trigger level. This bi ? directional POR behavior
protects the device against ‘brown ? out’ failure following a
temporary loss of power.
Pin Description
SCL: The Serial Clock input pin accepts the clock signal
generated by the Master.
SDA: The Serial Data I/O pin accepts input data and delivers
output data. In transmit mode, this pin is open drain. Data is
acquired on the positive edge, and is delivered on the
negative edge of SCL.
A 0 , A 1 and A 2 : The Address inputs set the device address
that must be matched by the corresponding Slave address
bits. The Address inputs are hard ? wired HIGH or LOW
allowing for up to eight devices to be used (cascaded) on the
same bus. When left floating, these pins are pulled LOW
internally.
WP: When pulled HIGH, the Write Protect input pin
inhibits all write operations. When left floating, this pin is
pulled LOW internally.
Functional Description
The CAT24C64 supports the Inter ? Integrated Circuit
(I 2 C) Bus protocol. The protocol relies on the use of a Master
device, which provides the clock and directs bus traffic, and
Slave devices which execute requests. The CAT24C64
operates as a Slave device. Both Master and Slave can
transmit or receive, but only the Master can assign those
roles.
SCL
SDA
START
CONDITION
I 2 C Bus Protocol
The 2 ? wire I 2 C bus consists of two lines, SCL and SDA,
connected to the V CC supply via pull ? up resistors. The
Master provides the clock to the SCL line, and either the
Master or the Slaves drive the SDA line. A ‘0’ is transmitted
by pulling a line LOW and a ‘1’ by letting it stay HIGH. Data
transfer may be initiated only when the bus is not busy (see
A.C. Characteristics). During data transfer, SDA must
remain stable while SCL is HIGH.
START/STOP Condition
An SDA transition while SCL is HIGH creates a START
or STOP condition (Figure 2). The START consists of a
HIGH to LOW SDA transition, while SCL is HIGH. Absent
the START, a Slave will not respond to the Master. The
STOP completes all commands, and consists of a LOW to
HIGH SDA transition, while SCL is HIGH.
Device Addressing
The Master addresses a Slave by creating a START
condition and then broadcasting an 8 ? bit Slave address. For
the CAT24C64, the first four bits of the Slave address are set
to 1010 (Ah); the next three bits, A 2 , A 1 and A 0 , must match
the logic state of the similarly named input pins. The R/W
bit tells the Slave whether the Master intends to read (1) or
write (0) data (Figure 3).
Acknowledge
During the 9 th clock cycle following every byte sent to the
bus, the transmitter releases the SDA line, allowing the
receiver to respond. The receiver then either acknowledges
(ACK) by pulling SDA LOW, or does not acknowledge
(NoACK) by letting SDA stay HIGH (Figure 4). Bus timing
is illustrated in Figure 5.
STOP
CONDITION
Figure 2. Start/Stop Timing
1
0
1
0
A 2
A 1
A 0
R/W
DEVICE ADDRESS
Figure 3. Slave Address Bits
http://onsemi.com
4
相关PDF资料 |
PDF描述 |
|---|---|
| M7A3P1000-2PQ208 | IC FPGA 1KB FLASH 1M 208-PQFP |
| M7A3P1000-2PQG208 | IC FPGA 1KB FLASH 1M 208-PQFP |
| AYM31DTMT | CONN EDGECARD 62POS R/A .156 SLD |
| EPF10K30AQC240-2N | IC FLEX 10KA FPGA 30K 240-PQFP |
| ACB75DHLR | CONN EDGECARD 150PS .050 DIP SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT24C64WI-GT3JN | 功能描述:电可擦除可编程只读存储器 64KB I2C SER 电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| CAT24C64XI | 制造商:Catalyst Semiconductor 功能描述: |
| CAT24C64XI-T2 | 制造商:ON Semiconductor 功能描述:EEPROM 64KBIT I2C 8-SOIC R 制造商:ON Semiconductor 功能描述:EEPROM, 64KBIT, I2C, 8-SOIC, REEL |
| CAT24C64YGI | 制造商:Rochester Electronics LLC 功能描述: 制造商:Catalyst Semiconductor 功能描述: |
| CAT24C64YI-G | 功能描述:电可擦除可编程只读存储器 (8192x8) 64K 1.8-5.5 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。