参数资料
型号: CAT25256VI-G
厂商: ON Semiconductor
文件页数: 7/20页
文件大小: 0K
描述: IC EEPROM 256KBIT 10MHZ 8SOIC
标准包装: 100
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 256K (32K x 8)
速度: 10MHz
接口: SPI 3 线串行
电源电压: 1.8 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOIC
包装: 管件
产品目录页面: 808 (CN2011-ZH PDF)
CAT25256
Status Register
The Status Register, as shown in Table 11, contains a
number of status and control bits.
The RDY (Ready) bit indicates whether the device is busy
with a write operation. This bit is automatically set to 1 during
an internal write cycle, and reset to 0 when the device is ready
to accept commands. For the host, this bit is read only.
The WEL (Write Enable Latch) bit is set/reset by the
WREN/WRDI commands. When set to 1, the device is in a
Write Enable state and when set to 0, the device is in a Write
Disable state.
The BP0 and BP1 (Block Protect) bits determine which
blocks are currently write protected. They are set by the user
with the WRSR command and are non ? volatile. The user is
allowed to protect a quarter, one half or the entire memory,
by setting these bits according to Table 12. The protected
blocks then become read ? only.
The WPEN (Write Protect Enable) bit acts as an enable for
the WP pin. Hardware write protection is enabled when the
WP pin is low and the WPEN bit is 1. This condition
prevents writing to the status register and to the block
Table 11. STATUS REGISTER
protected sections of memory. While hardware write
protection is active, only the non ? block protected memory
can be written. Hardware write protection is disabled when
the WP pin is high or the WPEN bit is 0. The WPEN bit, WP
pin and WEL bit combine to either permit or inhibit Write
operations, as detailed in Table 13.
The IPL (Identification Page Latch) bit determines
whether the additional Identification Page (IPL = 1) or main
memory array (IPL = 0) can be accessed both for Read and
Write operations. The IPL bit is set by the user with the
WRSR command and is volatile. The IPL bit is
automatically reset after read/write operations.
The LIP bit is set by the user with the WRSR command
and is non ? volatile. When set to 1, the Identification Page is
permanently write protected (locked in Read ? only mode).
Note: The IPL and LIP bits cannot be set to 1 using the
same WRSR instruction. If the user attempts to set (“1”)
both the IPL and LIP bit in the same time, these bits cannot
be written and therefore they will remain unchanged.
7
WPEN
6
IPL*
5
0
4
LIP*
3
BP1
2
BP0
1
WEL
0
RDY
*IPL and LIP bits are available for the New Product only. For older product revisions, the status register bit 6 and bit 4 are set to ‘0’.
Table 12. BLOCK PROTECTION BITS
Status Register Bits
BP1
0
0
1
1
BP0
0
1
0
1
Array Address Protected
None
6000 ? 7FFF
4000 ? 7FFF
0000 ? 7FFF
Protection
No Protection
Quarter Array Protection
Half Array Protection
Full Array Protection
Table 13. WRITE PROTECT CONDITIONS
WPEN
0
0
1
1
X
X
WP
X
X
Low
Low
High
High
WEL
0
1
0
1
0
1
Protected Blocks
Protected
Protected
Protected
Protected
Protected
Protected
Unprotected Blocks
Protected
Writable
Protected
Writable
Protected
Writable
Status Register
Protected
Writable
Protected
Protected
Protected
Writable
http://onsemi.com
7
相关PDF资料
PDF描述
CAT24C64LI-G IC EEPROM 64KBIT 400KHZ 8DIP
ACC44DRAH CONN EDGECARD 88POS .100 R/A DIP
CAT24C164LI-G IC EEPROM SER 16KB 400KHZ 8DIP
CAT25128VI-G IC EEPROM 128KBIT 10MHZ 8SOIC
AMM30DRSN CONN EDGECARD 60POS DIP .156 SLD
相关代理商/技术参数
参数描述
CAT25256VI-G 制造商:ON Semiconductor 功能描述:IC EEPROM 256KBIT SERIAL 10MHZ SOIC-8
CAT25256VI-GT3 功能描述:电可擦除可编程只读存储器 256K SPI Serial CMOS 电可擦除可编程只读存储器 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
CAT25256XE 制造商:ON Semiconductor 功能描述:
CAT25256XE-T2 制造商:ON Semiconductor 功能描述:256KB SPI SER CMOS EEPROM - Tape and Reel
CAT25256XI 功能描述:电可擦除可编程只读存储器 (32kx8) 256K SPI 1.8 to 5.5V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8