- 您现在的位置：买卖IC网 > PDF目录17019 > CDB5346 (Cirrus Logic Inc)BOARD EVAL FOR CS5346 PDF资料下载
参数资料
| 型号： | CDB5346 |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 13/38页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR CS5346 |
| 标准包装： | 1 |
| ADC 的数量： | 2 |
| 位数： | 24 |
| 采样率（每秒）： | 192k |
| 数据接口： | 串行 |
| 输入范围： | 3.15 Vpp |
| 在以下条件下的电源（标准）： | 205mW @ 192kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5346 |
| 已供物品： | 板，缆线，CD |
| 产品目录页面： | 756 (CN2011-ZH PDF) |
| 相关产品： | CS5346-CQZR-ND - IC ADC AUD 103DB 200KHZ 48-LQFP 598-1692-ND - IC ADC AUD 103DB 200KHZ 48LQFP |
| 其它名称： | 598-1790 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
20
DS861PP3
CS5346
5.2.2
Master Mode
As a clock master, LRCK and SCLK will operate as outputs. LRCK and SCLK are internally derived from
MCLK with LRCK equal to Fs and SCLK equal to 64 x Fs as shown in Figure 8.
5.2.3
Slave Mode
In Slave Mode, SCLK and LRCK operate as inputs. The Left/Right clock signal must be equal to the sam-
ple rate, Fs, and must be synchronously derived from the supplied master clock, MCLK.
The serial bit clock, SCLK, must be synchronously derived from the master clock, MCLK, and be equal to
128x, 64x or 48x Fs, depending on the desired speed mode. Refer to Table 3 for required clock ratios.
5.3
High-Pass Filter and DC Offset Calibration
When using operational amplifiers in the input circuitry driving the CS5346, a small DC offset may be driven
into the A/D converter. The CS5346 includes a high-pass filter after the decimator to remove any DC offset
which could result in recording a DC level, possibly yielding clicks when switching between devices in a mul-
tichannel system.
The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation
filter. If the HPFFreeze bit (See “High-Pass Filter Freeze (Bit 1)” on page 29.) is set during normal operation,
the current value of the DC offset for the each channel is frozen and this DC offset will continue to be sub-
tracted from the conversion result. This feature makes it possible to perform a system DC offset calibration
by:
1. Running the CS5346 with the high-pass filter enabled until the filter settles. See the Digital Filter Char-
acteristics section for filter settling time.
2. Disabling the high-pass filter and freezing the stored DC offset.
A system calibration performed in this way will eliminate offsets anywhere in the signal path between the
calibration point and the CS5346.
Single-Speed
Double-Speed
Quad-Speed
SCLK/LRCK Ratio
48x, 64x, 128x
48x, 64x
Table 3. Slave Mode Serial Bit Clock Ratios
÷256
÷128
÷64
÷4
÷2
÷1
00
01
10
00
01
10
LRCK
SCLK
000
001
010
÷1
÷1.5
÷2
011
100
÷3
÷4
MCLK
FM Bits
MCLK Freq Bits
Figure 8. Master Mode Clocking
相关PDF资料 |
PDF描述 |
|---|---|
| CDB5345 | EVALUATION BOARD FOR CS5345 |
| ASM06DSEN-S243 | CONN EDGECARD 12POS .156 EYELET |
| ASM06DSEH-S243 | CONN EDGECARD 12POS .156 EYELET |
| MLG1005S82NJ | INDUCTOR MULTILAYER 82NH 0402 |
| CDB5341 | BOARD EVAL FOR CS5341 STEREO ADC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB5351 | 功能描述:音频 IC 开发工具 Eval Bd 24-Bit 108dB 192kHz Mult-Bit ADC RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB5360 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Evaluation Board |
| CDB5361 | 功能描述:音频 IC 开发工具 Eval Bd 24-Bit 114dB 192kHz Mult-Bit ADC RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB5364 | 功能描述:音频 IC 开发工具 Eval Bd 114dB 4-Ch ADC w/TDM RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB5366 | 功能描述:音频 IC 开发工具 Eval Bd 114dB 6-Ch ADC w/TDM RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
发布紧急采购，3分钟左右您将得到回复。