- 您现在的位置：买卖IC网 > Datasheet目录969 > CDB5451A (Cirrus Logic Inc)EVAL BOARD CS5451A 6CH ADC Datasheet资料下载
参数资料
| 型号： | CDB5451A |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 8/24页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD CS5451A 6CH ADC |
| 标准包装： | 1 |
| ADC 的数量： | 6 |
| 位数： | 6 |
| 数据接口： | 串行 |
| 输入范围： | 1.6 Vpp |
| 在以下条件下的电源（标准）： | 27mW @ 3 V |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5451A |
| 已供物品： | 板，CD |
| 相关产品： | CS5451A-ISZR-ND - IC ADC 6CH DELTA-SIGMA 28-SSOP 598-1093-5-ND - IC ADC 6CH DELTA-SIGMA 28SSOP |
| 其它名称： | 598-1009 |
CDB5451A
Reference Description
Select on board
LT1004 LT1004 Reference
(5 ppm/ °C)
Select reference sup-
VREFOUT plied from CS5451A
VREFOUT pin
O
O
O
O
O
O
HDR14
O LT1004
O VREFOUT
O EXT VREF
O LT1004
O VREFOUT
O EXT VREF
user to interface the CDB5451A Evaluation Board
to other prototype boards, calibrators, logic analyz-
ers, other peripherals, etc. in order to further eval-
uate the CS5451A device and/or to use the
evaluation board as a platform for the prototype
development of a digital power meter solution.
However, please note that the CDB5451A Evalua-
tion Board is not intended to be integrated directly
EXTVREF
Select external
reference
O
O
O
O
O
O
LT1004
VREFOUT
EXT VREF
into a commercial power meter. The layout of the
board is not optimized for practical power metering
Table 3. Reference Selection
FOUT,” the CS5451A’s on-chip reference provides
1.2 volts. With HDR14 set to position “LT1004,” the
LT1004 provides 1.23 volts (the LT1004 tempera-
ture drift is typically 50 ppm/°C). By setting
HDR14’s jumpers to position “EXT VREF,” the
user can supply an external voltage reference to
J16 connector post (VREF) and AGND inputs.
2.3.3 Clock Source for XIN
A 4.000 MHz crystal is provided to drive the XIN in-
put of the CS5451A. (See Figure 1.) However, the
user has the option to provide an external oscillator
signal for XIN, by switching the setting of HDR15.
2.3.4 S1 DIP Switch
Referring to Figure 3, the two single-pole single-
throw switches on SW1 DIP switch should be used
to control the logic settings on the CS5451A’s
OWRS pin and GAIN pin. When these SW1
switches are set to “OPEN” the corresponding pin
on CS5451A is set to D+ potential, which creates a
logic-high state. When the user closes either of
these SW1 switches, the corresponding pin on
CS5451A is grounded, which creates a logic-low
state on the pin.
2.3.5 Reset Circuit
Circuitry has been provided which allows the user
to execute a hardware reset on the CS5451A.
(See Figure 3). By pressing on the S1 switch, the
RESET pin on the CS5451A will be held low until
the switch is released.
2.3.6 External Signal In/Out Header
Note that HDR16 is included on the CDB5451A
Evaluation Board as a header that is normally left
unconnected. This header provides a way for the
8
situations.
2.3.7 Serial-to-Parallel Interface
Glue-logic on the evaluation board converts the
CS5451A serial data into 8-bit segments (bytes).
The bytes are sent to the DB25 connector (J17),
and then through the standard printer cable to the
user’s PC. This section briefly describes the oper-
ation of the digital circuitry on the CDB5451A that
provides the 8-bit parallel data to the PC. Refer to
Figure 3.
The user should recall from CS5451A Data Sheet
that the serial interface on the CS5451A device is
a “master-mode” interface, which means that the
device provides the clock. Once the CS5451A is
powered on, the SCLK pin produces a clock signal,
and data is sent out on the SDO pin of the device.
When the evaluation software is instructed (by the
user) to acquire data through the parallel interface,
a two-step process is performed: First the soft-
ware synchronizes itself to the frame rate of the
CS5451A, then the software acquires multiple
frames of data from the CS5451A.
2.3.7.1. Synchronization
When the software is commanded to acquire data,
the software will first synchronize itself to the frame
rate of the CS5451A (see CS5451A Data Sheet).
This is done by measuring the amount of time be-
tween rising and falling edges of the “BUSY” sig-
nal. (BUSY will change state every time the
CS5451A issues eight SCLKs--See next section
for a more detailed description.) By measuring this
time period, the software can determine the idle
period of the frame, which allows it to be prepared
to collect a complete frame’s worth of data when
the next CS5451A frame is received. This acquisi-
tion sequence is described next.
DS458DB3
相关PDF资料 |
PDF描述 |
|---|---|
| CDB5524 | EVAL BOARD FOR CS5524 ADC |
| CDB5581 | BOARD EVAL FOR CS5581 ADC |
| CDK5571 | CDB5571 W/CAPTURE PLUS 2 SYSTEM |
| CDK5581 | KIT BOARD FOR CDB5581 ADC |
| CF1176-000 | SHIELD TERMINATOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB5460A | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Evaluation Board and Software |
| CDB5460AU | 功能描述:电源管理IC开发工具 Eval Bd Sngl-Phase Bi-Dir. Pow/Energy RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| CDB5460AU-Z | 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5460 - Bulk |
| CDB5461 | 制造商:Cirrus Logic 功能描述:EVAL BD FOR CS5461 - Bulk |
| CDB5461A | 功能描述:EVAL BOARD FOR CS5461 RoHS:否 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035 |
发布紧急采购，3分钟左右您将得到回复。