- 您现在的位置：买卖IC网 > PDF目录378829 > CH7009A-T (Electronic Theatre Controls, Inc.) Chrontel CH7009 DVI / TV Output Device PDF资料下载
参数资料
| 型号： | CH7009A-T |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Chrontel CH7009 DVI / TV Output Device |
| 中文描述： | 昆泰CH7009和DVI / TV输出设备 |
| 文件页数： | 11/46页 |
| 文件大小： | 580K |
| 代理商： | CH7009A-T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
201-0000-035 Rev 1.1, 5/8/2000
11
CHRONTEL
Input Clock and Data Formats
CH7009A
The 12 data inputs support 5 different multiplexed data formats, each of which can be used with a 1X clock
latching data on both clock edges, or a 2X clock latching data with a single edge. The data received by the
CH7009 can be used to drive the DVI output, the VGA to TV encoder, or directly drive the DAC’s. The
multiplexed input data formats are (IDF[2:0]):
IDF
0
1
2
3
4
Description
12-bit multiplexed RGB input (24-bit color), (multiplex scheme 1)
12-bit multiplexed RGB2 input (24-bit color), (multiplex scheme 2)
8-bit multiplexed RGB input (16-bit color, 565)
8-bit multiplexed RGB input (15-bit color, 555)
8-bit multiplexed YCrCb input (24-bit color), (Y, Cr and Cb are multipl
exed)
For multiplexed input data formats, either both transitions of the XCLK/XCLK* clock pair, or each rising or
falling edge of the clock pair (depending upon MCP bit, rising refers to a rising edge on the XCLK signal, a
falling edge on the XCLK* signal) will latch data from the graphics chip. The multiplexed input data formats
are shown in the figures below. The Pixel Data bus represents a 12-bit or 8-bit multiplexed data stream, which
contains either RGB or YCrCb formatted data. The input data rate is 2X the pixel rate, and each pair of Pn
values (eg; P0a and P0b) will contain a complete pixel encoded as shown in the tables below. It is assumed
that the first clock cycle following the leading edge of the incoming horizontal sync signal contains the first
word (Pxa) of a pixel, if an active pixel was present immediately following the horizontal sync. This does not
mean that active data should immediately follow the horizontal sync, however. When the input is a YCrCb
data stream the color-difference data will be transmitted at half the data rate of the luminance data, with the
sequence being set as Cb, Y, Cr, Y, where Cb0,Y0,Cr0 refers to co-sited luminance and color-difference
samples and the following Y1 byte refers to the next luminance sample, per CCIR-656 standards (the clock
frequency is dependent upon the current mode, and is not 27MHz as specified in CCIR-656). All non-active
pixels should be 0 in RGB formats, and 16 for Y and 128 for CrCb in YCrCb formats.
相关PDF资料 |
PDF描述 |
|---|---|
| CH7303 | Chrontel CH7303 HDTV / DVI Encoder |
| CH8398A | TRUE-COLOR CHRONDAC WITH 16-BIT INTERFACE |
| CHF1206CNT | 20 W Power RF Chip Termination |
| CHF1206CNT500LY | 20 W Power RF Chip Termination |
| CHF1206CNT500LZ | 20 W Power RF Chip Termination |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CH7011A-T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Consumer IC |
| CH7012 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Chrontel CH7012 TV Output Device |
| CH7012A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Chrontel CH7012 TV Output Device |
| CH7012A-T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Chrontel CH7012 TV Output Device |
| CH7013A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital PC to TV Encoder |
发布紧急采购，3分钟左右您将得到回复。