- 您现在的位置：买卖IC网 > PDF目录16103 > CIC-FILT-E2-UT2 (Lattice Semiconductor Corporation)SITE LICENSE CIC FILTER EC/ECP PDF资料下载
参数资料
| 型号： | CIC-FILT-E2-UT2 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 25/33页 |
| 文件大小： | 0K |
| 描述： | SITE LICENSE CIC FILTER EC/ECP |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | CICFILTE2UT2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页
Lattice Semiconductor
IP Core Generation
Instantiating the Core
The generated CIC IP core package includes black-box (< usernam e>_bb.v) and instance (< username >_inst.v)
templates that can be used to instantiate the core in a top-level design. An example RTL top-level reference source
file that can be used as an instantiation template for the IP core is provided in ?
\< project_dir >\cic_filter_eval\< username >\src\rtl\top. Users may also use this top-level refer-
ence as the starting template for the top-level for their complete design.
Running Functional Simulation
Simulation support for the CIC IP core is provided for Aldec Active-HDL (Verilog and VHDL) simulator and Mentor
Graphics ModelSim simulator. The functional simulation includes a configuration-specific behavioral model of the
CIC IP core. The test bench sources stimulus to the core, and monitors output from the core. The generated IP
core package includes the configuration-specific behavior model (< username >_beh.v) for functional simulation in
the “Project Path” root directory. The simulation scripts supporting ModelSim evaluation simulation is provided in
\<project_dir>\cic_filter_eval\< username >\sim\modelsim\scripts . The simulation script sup-
porting Aldec evaluation simulation is provided in \<project_dir>\cic_filter_eval\< user-
name >\sim\aldec\scripts . Both ModelSim and Aldec simulation is supported via test bench files provided in ?
\< project_dir >\cic_filter_eval\testbench . Models required for simulation are provided in the corre-
sponding \models folder. Users may run the Aldec evaluation simulation by doing the following:
1. Open Active-HDL.
2. Under the Tools tab, select Execute Macro .
3. Browse to folder \< project_dir >\cic_filter_eval\< username >\sim\aldec\scripts and execute
one of the “do” scripts shown.
Users may run the ModelSim evaluation simulation by doing the following:
1. Open ModelSim.
2. Under the File tab, select Change Directory and choose the folder ?
< project_dir >\cic_filter_eval\< username >\sim\modelsim\scripts .
3. Under the Tools tab, select Execute Macro and execute the ModelSim “do” script shown.
Note: When the simulation completes, a pop-up window will appear asking “Are you sure you want to finish?”
Answer No to analyze the results. (Answering Yes closes ModelSim).
Synthesizing and Implementing the Core in a Top-Level Design
Synthesis support for the CIC IP core is provided for Mentor Graphics Precision or Synopsys Synplify. The CIC IP
core itself is synthesized and is provided in NGO format when the core is generated in IPexpress. Users may syn-
thesize the core in their own top-level design by instantiating the core in their top-level as described previously and
then synthesizing the entire design with either Synplify or Precision RTL Synthesis. The following text describes the
evaluation implementation flow for Windows platforms. The flow for Linux and UNIX platforms is described in the
Readme file included with the IP
core. The top-level files < username >_top.v is provided in
\< project_dir >\cic_filter_eval\< username >\src\rtl\top . Push-button implementation of the refer-
ence design is supported via Diamond or ispLEVER project files, < username >.syn, located in the following direc-
tory: \< project_dir >\cic_filter_eval\< username >\impl\(synplify or precision) .
To use this project file in Diamond:
1. Choose File > Open > Project .
IPUG42_02.6, August 2010
25
Cascaded Integrator-Comb (CIC) Filter User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| RYM08DTMS | CONN EDGECARD 16POS R/A .156 SLD |
| MAX6315US46D3+T | IC RESET CIRCUIT 4.63V SOT143-4 |
| RP15-4812SOFW/N-R | CONV DC/DC 15W 18-75VIN 12VOUT |
| MAX6315US44D3+T | IC RESET CIRCUIT 4.39V SOT143-4 |
| UWX1C101MCL1GB | CAP ALUM 100UF 16V 20% SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CIC-FILT-E3-U2 | 功能描述:开发软件 CASCADED INTEGRATOR COMB FILTER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CIC-FILT-E3-UT2 | 功能描述:开发软件 CASCADE INTEGRATOR COMB FILTER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CIC-FILT-P2-U2 | 功能描述:开发软件 Cascaded Integrator Comb Filter RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CIC-FILT-P2-UT2 | 制造商:Lattice Semiconductor Corporation 功能描述: |
| CIC-FILT-PM-U2 | 功能描述:开发软件 Cascaded Integrator Comb Filter RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。