参数资料
型号: CK-S6-SP623-G-J
厂商: Xilinx Inc
文件页数: 11/11页
文件大小: 0K
描述: BOARD DEV S6 WITH TX
标准包装: 1
系列: Spartan® 6 LXT
类型: FPGA
适用于相关产品: Spartan?-6 FPGA,XC6SLX150T
所含物品: 板,线缆,文档,软件 - 不包括电源 -
Spartan-6 Family Overview
DS160 (v2.0) October 25, 2011
Product Specification
9
Spartan-6 FPGA Ordering Information
Table 3 shows the speed and temperature grades available in the different Spartan-6 devices. Some devices might not be
available in every speed and temperature grade.
The Spartan-6 FPGA ordering information shown in Figure 1 applies to all packages, including Pb-Free. Refer to the
Package Marking section of UG385, Spartan-6 FPGA Packaging and Pinouts for a more detailed explanation of the device
markings.
Revision History
The following table shows the revision history for this document:
Table 3: Speed Grade and Temperature Ranges
Device Family
Speed Grade and Temperature Range
Commercial (C)
0°C to +85°C
Industrial (I)
–40°C to +100°C
Spartan-6 LX
-3, -3N, -2, -1L
Spartan-6 LXT
-3, -3N, -2
X-Ref Target - Figure 1
Figure 1: Spartan-6 FPGA Ordering Information
Date
Version
Description of Revisions
02/02/09
1.0
Initial Xilinx release.
05/05/09
1.1
banks, and Integrated Memory Controller blocks sections on page 1. Clarified PCI support on page 1is
only for the 33 MHz specification. Revised number of logic cells, slices, and maximum user I/O, and
added number of flip-flops to Table 1. In Table 2, revised user I/O counts, removed the XC6SLX25 in
the CSG225 package and the XC6SLX45T in the FGG676 package, added XC6SLX9 in the FT(G)256
package and XC6SLX45 in the CSG324 package, and added notes. Clerical edits to the following
sections: Dynamic Reconfiguration Port, Readback, CLBs, Slices, and LUTs, Frequency Synthesis,
PLL, Programmable Data Width, and Memory Controller Block. Clarified I/O pin range, VREF banks,
and electrical characteristics in the Input/Output section.
06/24/09
1.2
Updated device/package combinations in Table 1 and Table 2 including adding the XC6SLX75 and
XC6SLX75T devices. Added ordering information and FPGA documentation sections. Removed
partial reconfiguration discussion from the Readback section.
11/05/09
1.3
Updated Figure 1, page 9 to show -4 speed grade. Added 64-bit PCI support on page 1. Updated User
I/O numbers in Table 1and Table 2. Clarifying edits to these sections: Configuration, Digital Signal
Processing—DSP48A1 Slice, Input/Output, and PCI Express documentation.
Example: XC6SLX100T-2FGG676C
Device Type
Temperature Range:
C = Commercial (Tj = 0°C to +85°C)
I = Industrial (Tj = –40°C to +100°C)
Number of Pins
Package Type
Speed Grade
(-L1(1), -2, -3, -N3(2))
Pb-Free
DS160_01_011311
Note:
1) -L1 is the ordering code for the lower power, -1L speed grade.
Not all devices are offered in this version (LX only).
See the Spartan-6 FPGA data sheet for more information.
2) -N3 is the ordering code for the -3N speed grade,
which indicates the devices in which MCB functionality is not supported.
相关PDF资料
PDF描述
AP2191FMG-7 IC PWR SW USB 1CH 1.5A 6-DFN
GMM11DSUI CONN EDGECARD 22POS DIP .156 SLD
RCC20DREH CONN EDGECARD 40POS .100 EYELET
DK-V6-BCCN-G VIRTEX-6 FPGA CONNECTIVITY KIT
VE-J6D-EZ CONVERTER MOD DC/DC 85V 25W
相关代理商/技术参数
参数描述
CKS-820 制造商:Sunhayato 功能描述: 制造商:Sunhayato 功能描述:PCB DOUBLE SIDED PROTOTYPING F
CKS-CCEA50OO 制造商:Lorlin Electronics Ltd 功能描述:
CKSF03 制造商:ILME 功能描述:INSERT FEMALE 26-14 AWG 3P+E 制造商:ILME 功能描述:INSERT, FEMALE, 26-14 AWG, 3P+E 制造商:ILME 功能描述:INSERT, FEMALE, 26-14 AWG, 3P+E, Series:CKS, No. of Contacts:3, No. of Rows:2, G
CKSF04 制造商:ILME 功能描述:INSERT FEMALE 26-14 AWG 4P+E 制造商:ILME 功能描述:INSERT, FEMALE, 26-14 AWG, 4P+E 制造商:ILME 功能描述:INSERT, FEMALE, 26-14 AWG, 4P+E, Series:CKS, No. of Contacts:4, No. of Rows:2, G
CKSM03 制造商:ILME 功能描述:INSERT MALE 26-14 AWG 3P+E 制造商:ILME 功能描述:INSERT, MALE, 26-14 AWG, 3P+E 制造商:ILME 功能描述:INSERT, MALE, 26-14 AWG, 3P+E, Series:CKS, No. of Contacts:3, No. of Rows:2, Gen