- 您现在的位置：买卖IC网 > PDF目录17095 > CK-S6-SP623-G-J (Xilinx Inc)BOARD DEV S6 WITH TX PDF资料下载
参数资料
| 型号： | CK-S6-SP623-G-J |
| 厂商： | Xilinx Inc |
| 文件页数： | 5/11页 |
| 文件大小： | 0K |
| 描述： | BOARD DEV S6 WITH TX |
| 标准包装： | 1 |
| 系列： | Spartan® 6 LXT |
| 类型： | FPGA |
| 适用于相关产品： | Spartan?-6 FPGA，XC6SLX150T |
| 所含物品： | 板，线缆，文档，软件 - 不包括电源 - |
Spartan-6 Family Overview
DS160 (v2.0) October 25, 2011
Product Specification
3
Spartan-6 FPGA Device-Package Combinations and Available I/Os
Spartan-6 FPGA package combinations with the available I/Os and GTP transceivers per package are shown in Table 2.
Due to the transceivers, the LX and LXT pinouts are not compatible.
Configuration
Spartan-6 FPGAs store the customized configuration data in SRAM-type internal latches. The number of configuration bits
is between 3 Mb and 33 Mb depending on device size and user-design implementation options. The configuration storage
is volatile and must be reloaded whenever the FPGA is powered up. This storage can also be reloaded at any time by pulling
the PROGRAM_B pin Low. Several methods and data formats for loading configuration are available.
Bit-serial configurations can be either master serial mode, where the FPGA generates the configuration clock (CCLK) signal,
or slave serial mode, where the external configuration data source also clocks the FPGA. For byte-wide configurations,
master SelectMAP mode generates the CCLK signal while slave SelectMAP mode receives the CCLK signal for the 8- and
16-bit-wide transfer. In master serial mode, the beginning of the bitstream can optionally switch the clocking source to an
external clock, which can be faster or more precise than the internal clock. The available JTAG pins use boundary-scan
protocols to load bit-serial configuration data.
Table 2: Spartan-6 Device-Package Combinations and Maximum Available I/Os
Package
CPG196(1)
TQG144(1)
CSG225(2)
FT(G)256(3)
CSG324
FG(G)484(3,4)
CSG484(4)
FG(G)676(3)
FG(G)900(3)
Body Size
(mm)
8x 8
20x20
13x13
17x17
15x15
23x23
19x19
27x 27
31x31
Pitch (mm)
0.5
0.8
1.0
0.8
1.0
0.8
1.0
Device
User I/O
GTPs
User
I/O
GTPs
User
I/O
GTPs
User
I/O
GTPs
User
I/O
GTPs
User
I/O
XC6SLX4
106
102
132
XC6SLX9
106
102
160
186
NA
200
XC6SLX16
106
160
186
NA
232
XC6SLX25
186
NA
226
NA
266
XC6SLX45
NA
218
NA
316
NA
320
NA
358
XC6SLX75
NA
280
NA
328
NA
408
XC6SLX100
NA
326
NA
338
NA
480
XC6SLX150
NA
338
NA
338
NA
498
NA
576
XC6SLX25T
2
190
2
250
XC6SLX45T
4
190
4
296
4
296
XC6SLX75T
4
268
4
292
8
348
XC6SLX100T
4
296
4
296
8
376
8
498
XC6SLX150T
4
296
4
296
8
396
8
540
Notes:
1.
There is no memory controller on the devices in these packages.
2.
Memory controller block support is x8 on the XC6SLX9 and XC6SLX16 devices in the CSG225 package. There is no memory controller in the
XC6SLX4.
3.
These devices are available in both Pb and Pb-free (additional G) packages as standard ordering options.
4.
These packages support two of the four memory controllers in the XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and
XC6SLX150T devices.
相关PDF资料 |
PDF描述 |
|---|---|
| AP2191FMG-7 | IC PWR SW USB 1CH 1.5A 6-DFN |
| GMM11DSUI | CONN EDGECARD 22POS DIP .156 SLD |
| RCC20DREH | CONN EDGECARD 40POS .100 EYELET |
| DK-V6-BCCN-G | VIRTEX-6 FPGA CONNECTIVITY KIT |
| VE-J6D-EZ | CONVERTER MOD DC/DC 85V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CKS-820 | 制造商:Sunhayato 功能描述: 制造商:Sunhayato 功能描述:PCB DOUBLE SIDED PROTOTYPING F |
| CKS-CCEA50OO | 制造商:Lorlin Electronics Ltd 功能描述: |
| CKSF03 | 制造商:ILME 功能描述:INSERT FEMALE 26-14 AWG 3P+E 制造商:ILME 功能描述:INSERT, FEMALE, 26-14 AWG, 3P+E 制造商:ILME 功能描述:INSERT, FEMALE, 26-14 AWG, 3P+E, Series:CKS, No. of Contacts:3, No. of Rows:2, G |
| CKSF04 | 制造商:ILME 功能描述:INSERT FEMALE 26-14 AWG 4P+E 制造商:ILME 功能描述:INSERT, FEMALE, 26-14 AWG, 4P+E 制造商:ILME 功能描述:INSERT, FEMALE, 26-14 AWG, 4P+E, Series:CKS, No. of Contacts:4, No. of Rows:2, G |
| CKSM03 | 制造商:ILME 功能描述:INSERT MALE 26-14 AWG 3P+E 制造商:ILME 功能描述:INSERT, MALE, 26-14 AWG, 3P+E 制造商:ILME 功能描述:INSERT, MALE, 26-14 AWG, 3P+E, Series:CKS, No. of Contacts:3, No. of Rows:2, Gen |
发布紧急采购，3分钟左右您将得到回复。