参数资料
| 型号： | COP8CDR9IMT8 |
| 厂商： | National Semiconductor |
| 文件页数： | 28/111页 |
| 文件大小： | 0K |
| 描述： | IC MCU CMOS 8BIT 48-TSSOP |
| 标准包装： | 38 |
| 系列： | COP8™ 8C |
| 核心处理器： | COP8 |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | Microwire/Plus（SPI），UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 39 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-TFSOP（0.240"，6.10mm 宽） |
| 包装： | 管件 |
| 其它名称： | *COP8CDR9IMT8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
The data memory consists of 1024 bytes of RAM. Sixteen bytes of RAM are mapped as “registers” at
addresses 0F0 to 0FF Hex. These registers can be loaded immediately, and also decremented and tested
with the DRSZ (decrement register and skip if zero) instruction. The memory pointer registers X, SP, B
and S are memory mapped into this space at address locations 0FC to 0FF Hex respectively, with the
other registers being available for general usage.
The instruction set permits any bit in memory to be set, reset or tested. All I/O and registers (except A and
PC) are memory mapped; therefore, I/O bits and register bits can be directly and individually set, reset
and tested. The accumulator (A) bits can also be directly and individually tested.
Note: RAM contents are undefined upon power-up.
5.4
DATA MEMORY SEGMENT RAM EXTENSION
Data memory address 0FF is used as a memory mapped location for the Data Segment Address Register
(S).
The data store memory is either addressed directly by a single byte address within the instruction, or
indirectly relative to the reference of the B, X, or SP pointers (each contains a single-byte address). This
single-byte address allows an addressing range of 256 locations from 00 to FF hex. The upper bit of this
single-byte address divides the data store memory into two separate sections as outlined previously. With
the exception of the RAM register memory from address locations 00F0 to 00FF, all RAM memory is
memory mapped with the upper bit of the single-byte address being equal to zero. This allows the upper
bit of the single-byte address to determine whether or not the base address range (from 0000 to 00FF) is
extended. If this upper bit equals one (representing address range 0080 to 00FF), then address extension
does not take place. Alternatively, if this upper bit equals zero, then the data segment extension register S
is used to extend the base address range (from 0000 to 007F) from XX00 to XX7F, where XX represents
the 8 bits from the S register. Thus the 128-byte data segment extensions are located from addresses
0100 to 017F for data segment 1, 0200 to 027F for data segment 2, etc., up to FF00 to FF7F for data
segment 255. The base address range from 0000 to 007F represents data segment 0.
Figure 5-1 illustrates how the S register data memory extension is used in extending the lower half of the
base address range (00 to 7F hex) into 256 data segments of 128 bytes each, with a total addressing
range of 32 kbytes from XX00 to XX7F. This organization allows a total of 256 data segments of 128 bytes
each with an additional upper base segment of 128 bytes. Furthermore, all addressing modes are
available for all data segments. The S register must be changed under program control to move from one
data segment (128 bytes) to another. However, the upper base segment (containing the 16 memory
registers, I/O registers, control registers, etc.) is always available regardless of the contents of the S
register, since the upper base segment (address range 0080 to 00FF) is independent of data segment
extension.
The instructions that utilize the stack pointer (SP) always reference the stack as part of the base segment
(Segment 0), regardless of the contents of the S register. The S register is not changed by these
instructions. Consequently, the stack (used with subroutine linkage and interrupts) is always located in the
base segment. The stack pointer will be initialized to point at data memory location 006F as a result of
reset.
The 128 bytes of RAM contained in the base segment are split between the lower and upper base
segments. The first 112 bytes of RAM are resident from address 0000 to 006F in the lower base segment,
while the remaining 16 bytes of RAM represent the 16 data memory registers located at addresses 00F0
to 00FF of the upper base segment. No RAM is located at the upper sixteen addresses (0070 to 007F) of
the lower base segment.
Additional RAM beyond these initial 128 bytes, however, will always be memory mapped in groups of 128
bytes (or less) at the data segment address extensions (XX00 to XX7F) of the lower base segment. The
additional 892 bytes of RAM in this device are memory mapped at address locations 0100 to 017F
through 0700 to 077F hex.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
23
相关PDF资料 |
PDF描述 |
|---|---|
| COP8CCR9LVA8 | IC MCU EEPROM 8BIT 68-PLCC |
| C8051F581-IQ | IC 8051 MCU 128K FLASH 48-QFP |
| C8051F584-IQ | IC 8051 MCU 96K FLASH 48-QFP |
| EFM32TG210F32 | MCU 32BIT 32KB FLASH 32-QFN |
| MPC565CZP56 | IC MPU 32BIT IM FLASH 388-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8CDR9IMTA8 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9KMT7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9KMT8 | 功能描述:IC MCU EEPROM 8BIT 32K 56-TSSOP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
| COP8CDR9KMTA8 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9LVA7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
发布紧急采购，3分钟左右您将得到回复。