参数资料
| 型号： | COP8CDR9IMT8 |
| 厂商： | National Semiconductor |
| 文件页数： | 87/111页 |
| 文件大小： | 0K |
| 描述： | IC MCU CMOS 8BIT 48-TSSOP |
| 标准包装： | 38 |
| 系列： | COP8™ 8C |
| 核心处理器： | COP8 |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | Microwire/Plus（SPI），UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 39 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-TFSOP（0.240"，6.10mm 宽） |
| 包装： | 管件 |
| 其它名称： | *COP8CDR9IMT8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页当前第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
To ensure reliable operation, the user should always use the VIS instruction to determine the source of an
interrupt. Although it is possible to poll the pending bits to detect the source of an interrupt, this practice is
not recommended. The use of polling allows the standard arbitration ranking to be altered, but the
reliability of the interrupt system is compromised. The polling routine must individually test the enable and
pending bits of each maskable interrupt. If a Software Trap interrupt should occur, it will be serviced last,
even though it should have the highest priority. Under certain conditions, a Software Trap could be
triggered but not serviced, resulting in an inadvertent “locking out” of all maskable interrupts by the
Software Trap pending flag. Problems such as this can be avoided by using VIS instruction.
Table 5-25. Interrupt Vector Table
Arbitration
Vector Address(1)
Source Description
Ranking
(Hi-Low Byte)
(1) Highest
Software
INTR Instruction
0yFE–0yFF
(2)
Reserved for NMI
0yFC–0yFD
(3)
External
G0
0yFA–0yFB
(4)
Timer T0
Underflow
0yF8–0yF9
(5)
Timer T1
T1A/Underflow
0yF6–0yF7
(6)
Timer T1
T1B
0yF4–0yF5
(7)
MICROWIRE/PLUS
BUSY Low
0yF2–0yF3
(8)
Reserved
0yF0–0yF1
(9)
USART
Receive
0yEE–0yEF
(10)
USART
Transmit
0yEC–0yED
(11)
Timer T2
T2A/Underflow
0yEA–0yEB
(12)
Timer T2
T2B
0yE8–0yE9
(13)
Timer T3
T3A/Underflow
0yE6–0yE7
(14)
Timer T3
T3B
0yE4–0yE5
(15)
Port L/Wake-up
Port L Edge
0yE2–0yE3
(16) Lowest
Default VIS
Reserved
0yE0–0yE1
(1)
y is a variable which represents the VIS block. VIS and the vector table must be located in the same
256-byte block except if VIS is located at the last address of a block. In this case, the table must be in
the next block.
5.15.3.1 VIS Execution
When the VIS instruction is executed it activates the arbitration logic. The arbitration logic generates an
even number between E0 and FE (E0, E2, E4, E6 etc....) depending on which active interrupt has the
highest arbitration ranking at the time of the 1st cycle of VIS is executed. For example, if the software trap
interrupt is active, FE is generated. If the external interrupt is active and the software trap interrupt is not,
then FA is generated and so forth. If no active interrupt is pending, than E0 is generated. This number
replaces the lower byte of the PC. The upper byte of the PC remains unchanged. The new PC is therefore
pointing to the vector of the active interrupt with the highest arbitration ranking. This vector is read from
program memory and placed into the PC which is now pointed to the 1st instruction of the service routine
of the active interrupt with the highest arbitration ranking.
Figure 5-24 illustrates the different steps performed by the VIS instruction. Figure 5-25 shows a flowchart
for the VIS instruction.
The non-maskable interrupt pending flag is cleared by the RPND (Reset Non-Maskable Pending Bit)
instruction (under certain conditions) and upon RESET.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
77
相关PDF资料 |
PDF描述 |
|---|---|
| COP8CCR9LVA8 | IC MCU EEPROM 8BIT 68-PLCC |
| C8051F581-IQ | IC 8051 MCU 128K FLASH 48-QFP |
| C8051F584-IQ | IC 8051 MCU 96K FLASH 48-QFP |
| EFM32TG210F32 | MCU 32BIT 32KB FLASH 32-QFN |
| MPC565CZP56 | IC MPU 32BIT IM FLASH 388-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP8CDR9IMTA8 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9KMT7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9KMT8 | 功能描述:IC MCU EEPROM 8BIT 32K 56-TSSOP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 其它有关文件:STM32F101T8 View All Specifications 特色产品:STM32 32-bit Cortex MCUs 标准包装:490 系列:STM32 F1 核心处理器:ARM? Cortex?-M3 芯体尺寸:32-位 速度:36MHz 连通性:I²C，IrDA，LIN，SPI，UART/USART 外围设备:DMA，PDR，POR，PVD，PWM，温度传感器，WDT 输入/输出数:26 程序存储器容量:64KB（64K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:10K x 8 电压 - 电源 (Vcc/Vdd):2 V ~ 3.6 V 数据转换器:A/D 10x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:36-VFQFN，36-VFQFPN 包装:托盘 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名称:497-9032STM32F101T8U6-ND |
| COP8CDR9KMTA8 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9LVA7 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
发布紧急采购，3分钟左右您将得到回复。