- 您现在的位置：买卖IC网 > PDF目录1786 > CPC5903GSTR (IXYS Integrated Circuits Division)ISOL 3.75KVRMS 1CH BIDIR 8-SMD PDF资料下载
参数资料
| 型号： | CPC5903GSTR |
| 厂商： | IXYS Integrated Circuits Division |
| 文件页数： | 8/15页 |
| 文件大小： | 0K |
| 描述： | ISOL 3.75KVRMS 1CH BIDIR 8-SMD |
| 标准包装： | 1,000 |
| 电压 - 隔离： | 3750Vrms |
| 通道数： | 1，双向 |
| 数据速率： | 400kbps |
| 输入类型： | DC |
| 输出类型： | I²C? |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SMD，鸥翼型 |
| 供应商设备封装： | 8-SMD |
| 包装： | 带卷 (TR) |
I NTEGRATED C IRCUITS D IVISION
3 Functional Description
3.1 Introduction
The CPC5903 combines the features of multiple logic
optoisolators and an I 2 C bus repeater in a single 8-pin
package. It offers excellent isolation (3750V rms ) and
speed sufficient to support I 2 C Fast-mode at 400kbps.
It bidirectionally buffers the I 2 C data signal across the
isolation barrier, and unidirectionally buffers the clock
from Side A to Side B. If different supply voltage levels
are used at each side, then the part, in conjunction
with its external pull-up resistors, will perform logic
level translation for V DD between 2.7V and 5.5V at
either side. Due to the unidirectional nature of the
clock buffer it is required that the bus master be
connected to Side A of the CPC5903.
Configured with one bidirectional channel and one
unidirectional channel, the CPC5903 is ideal for
systems that do not implement clock stretching or
have bus masters on the Side B bus. This provides a
savings in supply current compared with using a dual
bidirectional isolator, but at the cost of losing the ability
to implement a Side B bus master or clock-stretching
in the future.
Like available non-galvanically isolating I 2 C bus
repeaters, the CPC5903 has a full-drive side (Side A)
and a limited-drive side (Side B).
On Side B, IOB is a voltage-limited output driver with a
reduced logic low input voltage threshold (V IL ). An
internally set voltage limit prevents IOB from driving to
a V OL level it will accept as a input logic low. This
guarantees the bidirectional buffer cannot drive itself
into a latched logic low condition, which would cause
I 2 C bus contention. IOB is specified with a minimum
V OL -V IL margin of 25mV at minimum V DDB , and
exhibits a proportionately larger self-drive margin with
larger V DDB .
IOA, the bidirectional buffer on Side A, is rated as a full
strength (6mA), FAST-mode driver over the full V DDA
range with input thresholds specified as FAST-mode
compliant; thus the IOA output will drive the full 400pF
Fast-mode C LOAD and is allowed to drive its own input
to a logic low.
CPC5903
3.2 Fast-mode Operation
Fast-mode operation of the CPC5903 bidirectional
interface on Side A is available over the full operational
range of the device. While Side B operation is
Standard-mode compliant over the full operational
range of the device, it is Fast-mode speed capable
whenever the bus loading is limited to 200pF. Full
Fast-mode compatible operation of the Side B bus is
available whenever V DDB is 4.5V or greater.
3.3 Logic Input Thresholds and Output Levels
Because Side A is Fast-mode compliant, it’s inputs
IOA and IA have logic threshold levels and frequency
performance compliant with traditional I 2 C bus
interface devices. Additionally, the output capability of
IOA is Fast-mode compliant over the entire operational
range.
The output levels of OB and IOB are compatible with
traditional I 2 C bus interface devices, but are
voltage-limited. The input logic low threshold level of
IOB is configured lower than traditional I 2 C devices
and lower than it’s own output logic low level. This
eliminates the possibility of the IOB output driver
acquiring an IOB input logic low, which would result in
a latched logic low state.
Because Side B of the CPC5903 utilizes a modified
logic low threshold level, only one such device is
allowed on the Side B bus. Side A has no such
restriction as this side of the CPC5903 uses traditional
logic thresholds. This allows for cascaded isolation by
connecting the Side B of one CPC5903 to Side A of
the next.
Devices meeting the I 2 C specification are easily able
to drive the IOB input below the CPC5903’s lower V IL
(0.2V DDB ) threshold at the Side B input, and will
correctly accept the Side B driven data, thereby
enabling Side B bidirectional communication.
3.4 Pull-Up Resistor Selection
Pull-up resistors are required on both sides of the
barrier. Selecting the value of the pull-up resistors is
8
www.ixysic.com
R02
相关PDF资料 |
PDF描述 |
|---|---|
| CS1601-FSZ | IC PFC CONTROLLER BALLAST 8SOIC |
| CS2001YDWFR20 | IC REG BST FLYBK ADJ 1.2A 20SOIC |
| CS2841BEDR14G | IC REG CTRLR BST FLYBK CM 14SOIC |
| CS5101EN14G | IC REG BUCK 5V 1.5A 14DIP |
| CS51033GDR8G | IC REG CTRLR BUCK PWM 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CPC60AFC | 制造商:SENSORTECHNICS 制造商全称:Sensortechnics GmbH 功能描述:Precision compensated pressure sensors / mV-output |
| CPC60AH | 功能描述:板上安装压力/力传感器 ASG/SENSYM RoHS:否 制造商:Honeywell 工作压力:0 bar to 4 bar 压力类型:Gage 准确性:+ / - 0.25 % 输出类型:Digital 安装风格:Through Hole 工作电源电压:5 V 封装 / 箱体:SIP 端口类型:Dual Radial Barbed, Same sides |
| CPC60DFC | 功能描述:工业压力 / 力传感器 ASG/SENSYM RoHS:否 制造商:Honeywell 工作压力:0 bar to 25 bar 压力类型:Sealed Gauge 准确性:0.25 % 输出类型: 安装风格:Screw 工作电源电压:8 V to 30 V 输出电压:8 V to 30 V 封装: |
| CPC60GFC | 制造商:Honeywell / Clarostat 功能描述:ASG/SENSYM 制造商:Honeywell Sensing and Control 功能描述:ASG/SENSYM 制造商:Honeywell Sensing and Control 功能描述:CPC60GFC ASG/SENSYM |
| CPC60GFH | 功能描述:板上安装压力/力传感器 ASG/SENSYM 130 - CPC,CPCL RoHS:否 制造商:Honeywell 工作压力:0 bar to 4 bar 压力类型:Gage 准确性:+ / - 0.25 % 输出类型:Digital 安装风格:Through Hole 工作电源电压:5 V 封装 / 箱体:SIP 端口类型:Dual Radial Barbed, Same sides |
发布紧急采购，3分钟左右您将得到回复。