- 您现在的位置：买卖IC网 > PDF目录1786 > CPC5903GSTR (IXYS Integrated Circuits Division)ISOL 3.75KVRMS 1CH BIDIR 8-SMD PDF资料下载
参数资料
| 型号： | CPC5903GSTR |
| 厂商： | IXYS Integrated Circuits Division |
| 文件页数： | 9/15页 |
| 文件大小： | 0K |
| 描述： | ISOL 3.75KVRMS 1CH BIDIR 8-SMD |
| 标准包装： | 1,000 |
| 电压 - 隔离： | 3750Vrms |
| 通道数： | 1，双向 |
| 数据速率： | 400kbps |
| 输入类型： | DC |
| 输出类型： | I²C? |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SMD，鸥翼型 |
| 供应商设备封装： | 8-SMD |
| 包装： | 带卷 (TR) |
I NTEGRATED C IRCUITS D IVISION
dependent on the end product’s design criteria and the
operational characteristics of the CPC5903.
On Side A of the CPC5903, pull-ups chosen for
Fast-mode (up to 6mA) drivers can be used with no
loss of noise margin.
At the Side B outputs, OB and IOB, pull-up resistor
values should be chosen for Standard-mode 3mA
pull-up current or less when V DDB < 4.5V. Additionally,
because V IL at Side B is 0.2V DDB , the pull-up resistor
on IOB must be large enough that the weakest driver
on the Side B bus can pull the voltage reliably below
0.2V DDB . When V DDB > 4.5V, the CPC5903 Side B
outputs will drive up to 6mA, and resistor pull-ups
chosen for up to 6mA can be used, provided all the
other devices on the bus have sufficient drive.
3.5 Pulse Propagation, Stretching and Delays
Due to glitch protection circuitry within the CPC5903
applying a pulse at the IOB input inherently involves
the use of the output driver at that I/O. Once an
asserted signal at IOB is determined to be valid, it is
stretched until it’s transmission through the optics has
been verified. This insures that there will be no extra
edges generated at either side due to optic delays. If a
Side B asserted-low pulse is long enough to be
accepted and passed to Side A, then the flip-flop at
Side B is set and remains set until the signal returns
through the optics from Side A. While the flip-flop is
set, IOB will output a voltage limited logic low, thereby
holding the bus at a logic low.
In operation, a valid asserted pulse of less than 80ns
applied at IOB appears at Side A after a delay largely
determined by the low-pass filter delay (t FIL ) and the
optics delay (t OPHL_BA ). After this initial delay the
Side A driver IOA is activated and a logic low is
asserted at time:
t STARTA = t FIL + t OPHL_BA
That assertion is returned across the optics to Side B
after a delay largely determined by t OPHL_AB . Upon
arriving at Side B, the flip-flop is cleared with the
incoming signal from Side A sustaining the IOB
voltage limited logic low. With the prior loss of the
asserted logic low by the external I 2 C device, and
because the IOB input does not accept it’s own output
low as valid, a deassertion is sent through the optics to
CPC5903
Side A, arriving at the Side A output after a delay
largely determined by t OPLH_BA at time:
t ENDA = t FIL + t OPHL_BA + t OPHL_AB + t OPLH_BA
Thus a valid Side B pulse having a width less than
80ns is stretched at Side A to a typical width of 125ns.
The duration of the pulse width output onto the Side A
bus is given by:
t PWA_min = (t OPHL_AB + t OPLH_BA )
When Side A is deasserted, the output rises at a slew
rate determined by the RC load on IOA, and passes
the logic threshold after time t SLEWA . The deasserted
(logic HIGH) input propagates through the optics and
deasserts the Side B output after a delay largely
determined by t OPLH_AB . Side B deassertion occurs at
time t ENDB given by:
t ENDB = t ENDA + t SLEWA + t OPLH_AB
Consequently at Side B input, an applied pulse of less
than 80ns is stretched to:
t PWB_min = t FIL + t OPHL_BA + t OPHL_AB + t OPLH_BA + t SLEWA + t OPLH_AB
which is typically 330ns. More importantly, only one
pulse is seen at both ports, with no extra or missing
clock or data edges, assuring bus integrity.
Pulses of width larger than approximately 80ns
applied to the Side B input do not utilize the flip-flop to
terminate the pulse, but do need to propagate to
Side A and then back to Side B when returning high
after being asserted low. The Side A pulse width is
given by the usual pulse width distortion relation:
t PWA_nom = t PULSE + t PLH_BA - t PHL_BA
which is typically t PULSE + 75ns. Note that t PLH_BA and
t PHL_BA are observed at the external pins, and are
external driver pulling low, and lasts for time t PULSE . At
the end of the pulse, the rising edge passes through
the internal filter with delay t FIL , then is applied to the
LED and received at Side A t OPLH_BA later. After time
t SLEWA the output at Side A crosses the logic high
threshold causing the Side A LED drive to deactivate,
which propagates the deasserted state back to Side B
with a delay of t OPLH_AB .
R02
www.ixysic.com
9
相关PDF资料 |
PDF描述 |
|---|---|
| CS1601-FSZ | IC PFC CONTROLLER BALLAST 8SOIC |
| CS2001YDWFR20 | IC REG BST FLYBK ADJ 1.2A 20SOIC |
| CS2841BEDR14G | IC REG CTRLR BST FLYBK CM 14SOIC |
| CS5101EN14G | IC REG BUCK 5V 1.5A 14DIP |
| CS51033GDR8G | IC REG CTRLR BUCK PWM 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CPC60AFC | 制造商:SENSORTECHNICS 制造商全称:Sensortechnics GmbH 功能描述:Precision compensated pressure sensors / mV-output |
| CPC60AH | 功能描述:板上安装压力/力传感器 ASG/SENSYM RoHS:否 制造商:Honeywell 工作压力:0 bar to 4 bar 压力类型:Gage 准确性:+ / - 0.25 % 输出类型:Digital 安装风格:Through Hole 工作电源电压:5 V 封装 / 箱体:SIP 端口类型:Dual Radial Barbed, Same sides |
| CPC60DFC | 功能描述:工业压力 / 力传感器 ASG/SENSYM RoHS:否 制造商:Honeywell 工作压力:0 bar to 25 bar 压力类型:Sealed Gauge 准确性:0.25 % 输出类型: 安装风格:Screw 工作电源电压:8 V to 30 V 输出电压:8 V to 30 V 封装: |
| CPC60GFC | 制造商:Honeywell / Clarostat 功能描述:ASG/SENSYM 制造商:Honeywell Sensing and Control 功能描述:ASG/SENSYM 制造商:Honeywell Sensing and Control 功能描述:CPC60GFC ASG/SENSYM |
| CPC60GFH | 功能描述:板上安装压力/力传感器 ASG/SENSYM 130 - CPC,CPCL RoHS:否 制造商:Honeywell 工作压力:0 bar to 4 bar 压力类型:Gage 准确性:+ / - 0.25 % 输出类型:Digital 安装风格:Through Hole 工作电源电压:5 V 封装 / 箱体:SIP 端口类型:Dual Radial Barbed, Same sides |
发布紧急采购，3分钟左右您将得到回复。