- 您现在的位置：买卖IC网 > PDF目录16513 > CRD5463PM (Cirrus Logic Inc)REFERENCE DESIGN FOR POWER METER PDF资料下载
参数资料
| 型号： | CRD5463PM |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 14/46页 |
| 文件大小： | 0K |
| 描述： | REFERENCE DESIGN FOR POWER METER |
| 标准包装： | 1 |
| 主要目的： | 电源管理，电度表/功率表 |
| 嵌入式： | 是，MCU，8 位 |
| 已用 IC / 零件： | CS5463 |
| 主要属性： | 单相功率表 |
| 次要属性： | 90 ~ 260 VAC |
| 已供物品： | 模块，适配器，线缆，电源线 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
CS5463
Digital Filter
V DCoff * V gn *
APF
VOLTAGE
x10
2nd Order
??
Modulator
DELAY
REG
SINC 3
X
DELAY
REG
IIR
+
?
+
X
HPF
V*
V Q *
X
+
?
X
Q*
6
? *
X
+
?
PC6 PC5 PC4 PC3 PC2 PC1 PC0
Configuration Register *
SYS Gain *
2322
... XVDEL XIDEL VHPF IHPF
8 7 6 5
Operational Modes Register *
IIR
4
3 2 1 0
X
P*
2 ?
X
?
CURRENT
PGA
4th Order
??
Modulator
SINC 3
DELAY
REG
Digital Filter
DELAY
REG
IIR
+
+
I DCoff *
X
I gn *
HPF
APF
I*
* DENOTES REGISTER NAME.
Figure 3. Data Measurement Flow Diagram.
4. THEORY OF OPERATION
The CS5463 is a dual-channel analog-to-digital convert-
er (ADC) followed by a computation engine that per-
forms power calculations and energy-to-pulse
conversion. The data flow for the voltage and current
channel measurement and the power calculation algo-
rithms are depicted in Figure 3 and 4, respectively.
The analog inputs are structured with two dedicated
channels, Voltage and Current , then optimized to simpli-
fy interfacing to various sensing elements.
The voltage-sensing element introduces a voltage
waveform on the voltage channel input VIN± and is sub-
ject to a gain of 10x. A second-order delta-sigma modu-
lator samples the amplified signal for digitization.
Simultaneously, the current-sensing element introduces
a voltage waveform on the current channel input IIN±
and is subject to two selectable gains of the program-
mable gain amplifier (PGA). The amplified signal is
sampled by a fourth-order delta-sigma modulator for
from the calculated V RMS and I RMS as well as the appar-
ent power.
When the optional HPF in either channel is disabled, an
all-pass filter (APF) is implemented. The APF has an
amplitude response that is flat within the channel band-
width and is used for matching phase in systems where
only one HPF is engaged.
4.2 Voltage and Current Measurements
The digital filter output word is then subject to a DC off-
set adjustment and a gain calibration (See Section 7.
System Calibration on page 37). The calibrated mea-
surement is available by reading the instantaneous volt-
age and current registers.
The Root Mean Square ( RMS in Figure 4) calculations
are performed on N instantaneous voltage and current
samples, V n and I n , respectively (where N is the cycle
count), using the formula:
digitization. Both converters sample at a rate of
MCLK/8, the over-sampling provides a wide dynamic
range and simplified anti-alias filter design.
4.1 Digital Filters
I RMS =
N – 1
? In
n = 0
---------------------
N
The decimating digital filters on both channels are Sinc 3
filters followed by 4th-order IIR filters. The single-bit
data is passed to the low-pass decimation filter and out-
put at a fixed word rate. The output word is passed to an
optional IIR filter to compensate for the magnitude roll
off of the low-pass filtering operation.
An optional digital high-pass filter ( HPF in Figure 3) re-
moves any DC component from the selected signal
path. By removing the DC component from the voltage
and/or the current channel, any DC content will also be
removed from the calculated active power as well. With
both HPFs enabled the DC component will be removed
14
and likewise for V RMS , using V n . I RMS and V RMS are ac-
cessible by register reads, which are updated once ev-
ery cycle count (referred to as a computational cycle).
4.3 Power Measurements
The instantaneous voltage and current samples are
multiplied to obtain the instantaneous power (see Fig-
ure 3). The product is then averaged over N conver-
sions to compute active power and is used to drive
energy pulse output E1. Energy output E2 is selectable,
providing an energy sign or a pulse output that is pro-
portional to the apparent power. Energy output E3
DS678F3
相关PDF资料 |
PDF描述 |
|---|---|
| ILSB1206ER1R8K | INDUCTOR 1.8UH 10% 1206 |
| 1-6278127-5 | SC SIMPLX/MT-RJ 15M1 C/A |
| VE-JT3-EX | CONVERTER MOD DC/DC 24V 75W |
| ILSB1206ER1R5K | INDUCTOR 1.5UH 10% 1206 |
| ILSB1206ER1R2K | INDUCTOR 1.2UH 10% 1206 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CRD5463PM-Z | 功能描述:REFERENCE DESIGN FOR POWER METER RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| CRD5490-Z | 功能描述:电源管理IC开发工具 CS5463 Pwr Meas/Mntr Reference Design RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| CRD5AS-12B | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Reverse Conducting Thyristor Medium Power Use |
| CRD5AS-12B#B00 | 功能描述:SCR 600V 7.8A Sensitive Gate Surface Mount MP-3A 制造商:renesas electronics america 系列:- 包装:管件 零件状态:有效 电压 - 断态:600V 电压 - 栅极触发（Vgt）（最大值）:800mV 电流 - 栅极触发（Igt）（最大值）:100μA 电压 - 通态（Vtm）（最大值）:1.8V 电流 - 通态（It（AV））（最大值）:5A 电流 - 通态（It（RMS））（最大值）:7.8A 电流 - 保持（Ih）（最大值）:3mA 电流 - 断态（最大值）:2mA 电流 - 不重复浪涌 50，60Hz（Itsm）:90A @ 60Hz SCR 类型:灵敏栅极 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:TO-252-3，DPak（2 引线+接片），SC-63 供应商器件封装:MP-3A 标准包装:1 |
| CRD5AS-12BB00 | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Reverse Conducting Thyristor Medium Power Use |
发布紧急采购，3分钟左右您将得到回复。