- 您现在的位置：买卖IC网 > PDF目录380066 > CS4216-KL (CIRRUS LOGIC INC) IC EEPROM SRL 256-8BIT 8DIP PDF资料下载
参数资料
| 型号： | CS4216-KL |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | 消费家电 |
| 英文描述： | IC EEPROM SRL 256-8BIT 8DIP |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 23/58页 |
| 文件大小： | 799K |
| 代理商： | CS4216-KL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
per frame, Master sub-mode) reduces the DSP
interrupts in half since the control data is split
from the audio data. This circuit is comprised of
three independent sections which may individu-
ally be eliminated if not needed.
To load control data into the codec, three
HC597’s are utilized. These are both latches that
store the DSP-sent control data, and shift regis-
ters that shift the data into the codec. The codec
uses an inverted SSYNC signal to copy the
latches to the shift registers every frame. In this
diagram the DSP is assumed to have a data bus
bandwidth of at least 24 bits. If the DSP has less
than 24_bits, the three HC597s must be split into
two addresses. Since the HC597 internal latches
are copied to the shift registers, the latches con-
tinually hold the DSP-sent data; therefore, the
DSP only needs to write data to the latches when
a change is desired.
The second section is comprised of an HC595
shift register and latch that is clocked by an in-
verted SCLK The data shifted into the HC595 is
transferred to the HC595’s latch by the SSYNC
signal. This HC595 captures the 8 bits prior to
the SSYNC signal (which is also MF4:CCS) go-
ing high. As shown in Figure 14, and assuming
the MF4:CCS (SSYNC) signal rises at bit 32,
the 8-bits prior to MF4:CCS rising are a copy of
all the important status bits. This allows one shift
register to capture all the important information.
The interrupt pin cannot reliably be used in this
configuration since the interrupt pin is cleared by
reading the control port which occurs asynchro-
Micro-
Controller
Serial
Port
General
Purpose
Port
Pins
IRQ
DSP
SDOUT
SDIN
SSYNC
SCLK
CS4216
MF1:CDOUT
MF2:CDIN
MF4:CCS
MF3:CCLK
RESET
MF8:F3
MF7:F2
MF6:F1
MF5:INT
SM4
VD+
43
42
1
44
40
39
36
35
38
2
34
31
30
Figure 15. SM4 - Microcontroller Interface
DSP
SDOUT
SDIN
SSYNC
SCLK
CS4216
SM4
32 BPF
MF1:CDOUT
MF2:CDIN
MF4:CCS
MF3:CCLK
MF5:INT
VD+
RESET
MF8:F3
MF7:F2
MF6:F1
Hard Wired or
DIP Switch
selectable
43
42
1
44
35
36
38
40
39
2
34
31
30
Figure 16. SM4 - Minimum DSP Interface
CS4216
DS83F2
23
相关PDF资料 |
PDF描述 |
|---|---|
| CS4216-KQ | 16-Bit Stereo Audio Codec |
| CS4218-KL | 16-Bit Stereo Audio Codec |
| CS4218-KQ | 16-Bit Stereo Audio Codec |
| CS4218 | 16-Bit Stereo Audio Codec |
| CS4220 | 24-Bit Stereo Audio Codec with 3V Interface |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4216-KQ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16-Bit Stereo Audio Codec |
| CS4217-KL | 制造商:CRYSTAL 功能描述: |
| CS4218 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16-Bit Stereo Audio Codec |
| CS4218-KL | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16-Bit Stereo Audio Codec |
| CS4218-KQ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:16-Bit Stereo Audio Codec |
发布紧急采购，3分钟左右您将得到回复。