参数资料
| 型号： | CS4341-CZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 13/34页 |
| 文件大小： | 0K |
| 描述： | IC DAC STER 24BIT 96KHZ 16TSSOP |
| 标准包装： | 96 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 90mW |
| 工作温度： | -10°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 管件 |
| 输出数目和类型： | 2 电压，单极 |
| 采样率（每秒）： | 96k |
| 产品目录页面： | 756 (CN2011-ZH PDF) |
| 其它名称： | 598-1050-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
CS4341
20
DS298F5
4.6.2
Power-Down
To prevent transients at power-down, the device must first enter its power-down state by enabling
RST or setting the PDN bit. When this occurs, audio output ceases and the internal output buffers
are disconnected from AOUTL and AOUTR. In their place, a soft-start current sink is substituted
which allows the DC-blocking capacitors to slowly discharge. Once this charge is dissipated, the
power to the device may be turned off and the system is ready for the next power-on.
4.6.3
Discharge Time
To prevent an audio transient at the next power-on, it is necessary to ensure that the DC-blocking
capacitors have fully discharged before turning on the power or exiting the power-down state. If
not, a transient will occur when the audio outputs are initially clamped to AGND. The time that the
device must remain in the power-down state is related to the value of the DC-blocking capacitance.
For example, with a 3.3 F capacitor, the minimum power-down time will be approximately
0.4 seconds.
4.7
Mute Control
The Mute Control pin goes high during power-up initialization, reset, muting (see section 6.2.1 and 6.5.1)
or if the MCLK to LRCK ratio is incorrect. This pin is intended to be used as a control for an external mute
circuit to prevent the clicks and pops that can occur in any single-ended single supply system.
Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute
minimum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system
designer to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute
circuit. See the CDB4341 data sheet for a suggested mute circuit.
4.8
Grounding and Power Supply Arrangements
As with any high resolution converter, the CS4341 requires careful attention to power supply and ground-
ing arrangements if its potential performance is to be realized. Figure 16 shows the recommended power
arrangements, with VA connected to a clean supply. If the ground planes are split between digital ground
and analog ground, REF_GND & AGND should be connected to the analog ground plane.
Decoupling capacitors should be as close to the DAC as possible, with the low value ceramic capacitor
being the closest. To further minimize impedance, these capacitors should be located on the same layer
as the DAC.
All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted
coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1 F, must be
positioned to minimize the electrical path from FILT+ and REF_GND (as well as VQ and REF_GND), and
should also be located on the same layer as the DAC. The CDB4341 evaluation board demonstrates the
optimum layout and power supply arrangements.
4.9
Control Port Interface
The control port is used to load all the internal register settings (see section 6). The operation of the control
port may be completely asynchronous with the audio sample rate. However, to avoid potential interfer-
ence problems, the control port pins should remain static if no operation is required.
The control port operates in one of two modes: IC or SPI.
Notes: MCLK must be applied during all IC communication.
相关PDF资料 |
PDF描述 |
|---|---|
| CS4341A-KSZ | IC DAC STER 24BIT 192KHZ 16SOIC |
| CS4351-DZZ | IC DAC STER 112DB 192KHZ 20TSSOP |
| CS4352-DZZ | IC DAC STER 102DB 192KHZ 20TSSOP |
| CS4354-CSZ | IC DAC 24BIT SRL 14SOIC |
| CS4360-KZZ | IC DAC STER 6CH 102DB 28TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4341-CZZR | 功能描述:数模转换器- DAC IC 24bit 96kHz 101dB Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4341-KS | 功能描述:数模转换器- DAC 24-bit 96kHz 101dB Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4341-KSR | 功能描述:数模转换器- DAC 24-bit 96kHz 101dB Stereo DAC w/VC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4341-KSZ | 制造商:Cirrus Logic 功能描述:24-BIT, 96 KHZ STEREO DAC WITH VOL CNTRL - Bulk 制造商:Cirrus Logic 功能描述:IC DAC 24BIT SRL 96KHZ 16-SOIC 制造商:Cirrus Logic 功能描述:24Bit 96kHz 101dB Stereo DAC |
| CS4341-KSZR | 制造商:Cirrus Logic 功能描述:DAC DUAL DELTA-SIGMA 24BIT 16SOIC - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。