参数资料
| 型号： | CS4364-CQZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 22/50页 |
| 文件大小： | 0K |
| 描述： | IC DAC 103DB 24BIT 6CH 48-LQFP |
| 标准包装： | 250 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 8 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 520mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 托盘 |
| 输出数目和类型： | 8 电压，单极 |
| 采样率（每秒）： | 216k |
| 产品目录页面： | 757 (CN2011-ZH PDF) |
| 配用： | CDB4364-ND - EVALUATION BOARD FOR CS4364 |
| 其它名称： | 598-1059 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
DS619F1
29
CS4364
converted incorrectly by the Hardware Mode settings).
4.
Set the PDN bit to 0. This will initiate the power-up sequence, which lasts approximately 50 s.
4.13
Recommended Procedure for Switching Operational Modes
For systems where the absolute minimum in clicks and pops is required, it is recommended that the MUTE
bits are set prior to changing significant DAC functions (such as changing sample rates or clock sources).
The mute bits may then be released after clocks have settled and the proper modes have been set.
It is required to have the device held in reset if the minimum high/low time specs of MCLK can not be met
during clock source changes.
4.14
Control Port Interface
The control port is used to load all the internal register settings in order to operate in Software Mode (see
the “Parameter Definitions” on page 47). The operation of the control port may be completely asynchronous
with the audio sample rate. However, to avoid potential interference problems, the control port pins should
remain static if no operation is required.
The control port operates in one of two modes: IC or SPI.
4.14.1
MAP Auto Increment
The device has MAP (memory address pointer) auto increment capability enabled by the INCR bit (also
the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for successive IC writes or reads and
SPI writes. If INCR is set to 1, MAP will auto increment after each byte is written, allowing block reads or
writes of successive registers.
4.14.2
IC Mode
In the IC Mode, data is clocked into and out of the bi-directional serial control data line, SDA, by the serial
control port clock, SCL (see Figure 22 for the clock to data relationship). There is no CS pin. Pin AD0 en-
ables the user to alter the chip address (001100[AD0][R/W]) and should be tied to VLC or GND as re-
quired, before powering up the device. If the device ever detects a high to low transition on the AD0/CS
pin after power-up, SPI Mode will be selected.
4.14.2.1 IC Write
To write to the device, follow the procedure below while adhering to the control port Switching Specifica-
tions in Section 2.
1.
Initiate a START condition to the IC bus followed by the address byte. The upper 6 bits must be
001100. The seventh bit must match the setting of the AD0 pin, and the eighth must be 0. The eighth
bit of the address byte is the R/W bit.
2.
Wait for an acknowledge (ACK) from the part, then write to the memory address pointer, MAP. This
byte points to the register to be written.
3.
Wait for an acknowledge (ACK) from the part, then write the desired data to the register pointed to by
the MAP.
4.
If the INCR bit (see Section 4.14.1) is set to 1, repeat the previous step until all the desired registers
are written, then initiate a STOP condition to the bus.
5.
If the INCR bit is set to 0 and further IC writes to other registers are desired, it is necessary to initiate
a repeated START condition and follow the procedure detailed from step 1. If no further writes to other
registers are desired, initiate a STOP condition to the bus.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J5W-MZ-F3 | CONVERTER MOD DC/DC 5.5V 25W |
| AD5331BRUZ | IC DAC 10BIT SNGL VOUT 20TSSOP |
| MS3120F22-21S | CONN RCPT 21POS WALL MNT W/SCKT |
| M83723/95G14076 | CONN PLUG 7POS STRAIGHT W/SCKT |
| MS3116F22-41SW | CONN PLUG 41POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4364-CQZR | 功能描述:数模转换器- DAC IC 24b 6Ch DAC w/DSD Supt/Lw-Ltnc DF RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| CS4364-DQZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:103 dB, 192 kHz 6-Channel D/A Converter |
| CS4364-DQZR | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:103 dB, 192 kHz 6-Channel D/A Converter |
| CS4365 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz 6-Channel D/A Converter |
| CS4365_07 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz 6-Channel D/A Converter |
发布紧急采购，3分钟左右您将得到回复。