参数资料
型号: CS5461A-ISZR
厂商: Cirrus Logic Inc
文件页数: 15/44页
文件大小: 0K
描述: IC ENERGY METERING 1PHASE 24SSOP
标准包装: 1,000
输入阻抗: 30 千欧
测量误差: 0.1%
电压 - 高输入/输出: 0.8V
电压 - 低输入/输出: 0.2V
电流 - 电源: 2.9mA
电源电压: 4.75 V ~ 5.25 V
测量仪表类型: 单相
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-SSOP(0.209",5.30mm 宽)
供应商设备封装: 24-SSOP
包装: 带卷 (TR)
配用: 598-1552-ND - BOARD EVAL & SOFTWARE CS5461A
CS5461A
5. FUNCTIONAL DESCRIPTION
250mV P
--------------------- ? 176.78mV
2
? MCLK ? K ?
Computation Cycle = ---------------
5.1 Analog Inputs
The CS5461A is equipped with two fully differential in-
put channels. The inputs VIN ? and IIN ? are designated
as the voltage and current channel inputs, respectively.
The full-scale differential input voltage for the current
and voltage channel is ? 250 mV P .
5.1.1 Voltage Channel
The output of the line-voltage resistive divider or trans-
former is connected to the VIN+ and VIN- input pins of
the CS5461A. The voltage channel is equipped with a
10x, fixed-gain amplifier. The full-scale signal level that
can be applied to the voltage channel is ? 250 mV. If the
input signal is a sine wave the maximum RMS voltage
at a gain 10x is:
RMS
which is approximately 70.7% of maximum peak volt-
age. The voltage channel is also equipped with a Volt-
age Gain Register , allowing for an additional
programmable gain of up to 4x.
5.1.2 Current Channel
The output of the current-sense resistor or transformer
is connected to the IIN+ and IIN- input pins of the
CS5461A. To accommodate different current-sensing
elements, the current channel incorporates a Program-
mable Gain Amplifier (PGA) with two programmable in-
put gains. Configuration Register bit Igain (See Table 1)
defines the two gain selections and corresponding max-
imum input-signal level.
applied to the voltage and/or current channel, the maxi-
mum input range should be adjusted accordingly.
5.2 High-pass Filters
By removing the offset from either channel, no error
component will be generated at DC when computing the
active power. By removing the offset from both chan-
nels, no error component will be generated at DC when
computing V RMS , I RMS , and apparent power. Configura-
tion Register bits VHPF and IHPF activate the HPF in
the voltage and current channel respectively.
5.3 Performing Measurements
The CS5461A performs measurements of instanta-
neous voltage (V n ) and current (I n ), and calculates in-
stantaneous power (P n ) at an Output Word Rate (OWR)
of
OWR = -----------------------------
1024
where K is the clock divider setting in the Configuration
Register .
The RMS voltage (V RMS ), RMS current (I RMS ), and ac-
tive power (P Active ) are computed using N instanta-
neous samples of V n , I n and P n respectively, where N is
the value in the Cycle Count Register (N) and is referred
to as a “computation cycle” . The apparent power (S) is
the product of V RMS and I RMS . A computation cycle is
derived from the master clock (MCLK), with frequency:
OWR
N
Under default conditions & with K = 1, N = 4000, and
Igain
Maximum Input Range
MCLK = 4.096 MHz – the OWR = 4000 Hz and the
0
1
±250 mV
±50 mV
10x
50x
Computation Cycle = 1 Hz.
All measurements are available as a percentage of full
? 2
– 1 ?
Table 1. Current Channel PGA Configuration
For example, if Igain=0, the current channel’s PGA gain
is set to 10x. If the input signals are pure sinusoids with
zero phase shift, the maximum peak differential signal
on the current or voltage channel is ? 250 mV P . The in-
put-signal levels are approximately 70.7% of maximum
peak voltage producing a full-scale energy pulse regis-
tration equal to 50% of absolute maximum energy pulse
registration. This will be discussed further in Section 5.4
The Current Gain Register also allows for an additional
programmable gain of up to 4x. If an additional gain is
DS661F3
scale. The format for signed registers is a two’s comple-
ment, normalized value between -1 and +1. The format
for unsigned registers is a normalized value between 0
and 1. A register value of
23
------------------------ = 0.99999988
23
2
represents the maximum possible value.
At each instantaneous measurement, the CRDY bit will
be set (logic 1) in the Status Register , and the INT pin
will become active if the CRDY bit is unmasked in the
Mask Register . At the end of each computation cycle,
the DRDY bit will be set in the Status Register , and the
15
相关PDF资料
PDF描述
591D337X0010R2T20H CAP TANT 330UF 10V 20% 2824
MCP1416T-E/OT IC MOSFET DVR 1.5A HS TSOT23-5
LT3694EUFD-1#TRPBF IC REG TRPL BUCK/LINEAR 28QFN
LT3694EUFD#TRPBF IC REG TRPL BUCK/LINEAR 28QFN
LT1939EDD#PBF IC REG DL BUCK/LINEAR 12DFN
相关代理商/技术参数
参数描述
CS5461-IS 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Single Phase Bi-Directional Power/Energy IC
CS5461-ISZ 制造商:Cirrus Logic 功能描述:PWR MEASUREMENT 24SSOP - Rail/Tube
CS5461-ISZR 制造商:Cirrus Logic 功能描述:PWR MEASUREMENT 24SSOP - Tape and Reel
CS5462 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:LOW COST POWER ENERGY IC WITH PULSE OUTPUT
CS5462-IS 功能描述:电流和电力监控器、调节器 Low-Cost Pwr/Energy w/Pulse Output IC RoHS:否 制造商:STMicroelectronics 产品:Current Regulators 电源电压-最大:48 V 电源电压-最小:5.5 V 工作温度范围:- 40 C to + 150 C 安装风格:SMD/SMT 封装 / 箱体:HPSO-8 封装:Reel