- 您现在的位置：买卖IC网 > PDF目录380086 > CS7620 (Cirrus Logic, Inc.) CCD IMAGER ANALOG PROCESSOR PDF资料下载
参数资料
| 型号： | CS7620 |
| 厂商： | Cirrus Logic, Inc. |
| 英文描述： | CCD IMAGER ANALOG PROCESSOR |
| 中文描述： | CCD成像器模拟处理器 |
| 文件页数： | 16/70页 |
| 文件大小： | 1032K |
| 代理商： | CS7620 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
CS7620
16
DS301PP2
DAC outputs (these may be powered down through
register control if they are not being used). The sec-
ond signal is the EXPOSE signal. This signal
should go high at the beginning of exposure and
low at the beginning of readout. The suggested tim-
ing of these signals is shown in Figure 16. Note that
the chip must power up at least 500 μs before read-
out begins. The LINE_ENA and CLAMP pins are
not used in this mode.
3.4.2
Horizontal Only Timing Mode
To select this mode, the user must set the
BYPASS_PLL pin low and select external timing
mode in the timing mode register. The CS7620 is
the master of the pixel rate timing, but the line and
frame timing is controlled externally. In this mode,
the user must control four signals- PWR_DN, EX-
POSE, LINE_ENA, and CLAMP. The master
PWR_DN signal may be used to conserve power
during non-readout time. The EXPOSE pin is rede-
fined as the non-readout signal. When high, the
H1-H4 and RG signals are set in their idle state
(low for H1-H4, high for RG). The LINE-ENA pin
should be high during the vertical shift and load pe-
riods. This will hold the H1-H4 signals in their
user-programmable default states. The CLAMP
pin should be high when over dark reference
(black) pixels. The suggested timing for these sig-
nals is shown in Figure 17. Note that the chip
should power up at least 500 μs before the begin-
ning of readout. The CLAMP signal may also be
high during the dark pixel lines at the beginning of
the frame.
Figure 15. CS7620 output data and clocks
CLKO (DATA_VALID)
DOUT<9:0>
SYSTEM_CLK
T
FRAME
T
EXP
T
READOUT
EXPOSE SIGNAL
Figure 16. Picture Signal Timing
WARNING: NOTE: It is recommended to keep the part in power down mode while not in use to reduce power
POWERDOWN SIGNAL
>500 μs
相关PDF资料 |
PDF描述 |
|---|---|
| CS7620-IQ | CCD IMAGER ANALOG PROCESSOR |
| CS7622 | CCD Imager Analog Processor |
| CS7622-IQ | CCD Imager Analog Processor |
| CS7654 | CCD COLOR SPACE PROCESSOR WITH ANALOG OUTPUT |
| CS7654-KQ | CCD COLOR SPACE PROCESSOR WITH ANALOG OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS7620-IQ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:CCD IMAGER ANALOG PROCESSOR |
| CS7621-4 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Optoelectronic |
| CS7622 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:CCD Imager Analog Processor |
| CS7622-IQ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:CCD Imager Analog Processor |
| CS7631-4 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Optoelectronic |
发布紧急采购，3分钟左右您将得到回复。