- 您现在的位置：买卖IC网 > PDF目录10218 > CS8416-CNZ (Cirrus Logic Inc)IC RCVR DGTL 192KHZ 28QFN COMM PDF资料下载
参数资料
| 型号： | CS8416-CNZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 18/37页 |
| 文件大小： | 0K |
| 描述： | IC RCVR DGTL 192KHZ 28QFN COMM |
| 标准包装： | 490 |
| 类型： | 数字音频接口接收器 |
| 应用： | 数字音频 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-QFN |
| 供应商设备封装： | 28-QFN 裸露焊盘（5x5） |
| 包装： | 管件 |
| 产品目录页面： | 759 (CN2011-ZH PDF) |
| 配用： | 598-1017-ND - BOARD EVAL FOR CS8416 RCVR |
| 其它名称： | 598-1723 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
DS578F3
25
CS8416
7.1
Slip/Repeat Behavior
When using the serial audio output port in slave mode with an OLRCK input that is asynchronous to the
incoming AES3 data, the interrupt bit OSLIP (bit 5 in the Interrupt 1 Status register, 0Dh) is provided to in-
dicate when repeated or dropped samples occur. Refer to Figure 8 for the AES3 data format diagram.
When the serial output port is configured as slave, depending on the relative frequency of OLRCK to the
input AES3 data (Z/X) preamble frequency, the data will be slipped or repeated at the output of the CS8416.
After a fixed delay from the Z/X preamble (a few periods of the internal clock, which is running at 256Fs),
the circuit will look back in time until the previous Z/X preamble and check which of the following conditions
occurred:
1. If during that time, the internal data buffer was not updated, a slip has occurred. Data from the previous
frame will be output and OSLIP will be set to 1. Due to the OSLIP bit being “sticky,” it will remain 1 until
the register is read. It will then be reset until another slip/repeat condition occurs.
2. If during that time the internal data buffer did not update between two positive or negative edges (de-
pending on OLRPOL) of OLRCK, a repeat has occurred. In this case, the buffer data was updated twice,
so the part has lost one frame of data. This event will also trigger OSLIP to be set to 1. Due to the OSLIP
bit being “sticky,” it will remain 1 until the register is read. It will then be reset until another slip/repeat
condition occurs.
3. If during that time, it did see a positive edge on OLRCK (or negative edge if the SOLRPOL is set to 1)
no slip or repeat has happened. Due to the OSLIP bit being “sticky,” it will remain in its previous state
until either the register is read or a slip/repeat condition occurs.
If the user reads OSLIP as soon as the event triggers, over a long period of time the rate of occurring INT
will be equal to the difference in frequency between the input AES data and the slave serial output LRCK.
The CS8416 uses a hysteresis window when a slip/repeat event occurs. The slip/repeat is triggered when
an edge of OLRCK passes a window size from the beginning of the Z/X preamble. Without the hysteresis
window, jitter on OLRCK with a frequency very close to Fs could slip back and forth, causing multiple slip/re-
peat events. The CS8416 uses a hysteresis window to ensure that only one slip/repeat happens even with
jitter on OLRCK
Figure 8. AES3 Data Format
X
Channel A
Data
Y
Channel B
Data
Z
Y
X
Y
Channel A
Data
Channel B
Data
Channel A
Data
Channel B
Data
Frame 191
Frame 0
Frame 1
Preambles
OLRCK (in slave mode)
相关PDF资料 |
PDF描述 |
|---|---|
| VI-21J-IU-F2 | CONVERTER MOD DC/DC 36V 200W |
| SP3494EN-L/TR | IC TXRX RS485/RS422 LP 8NSOIC |
| SP3491EN-L/TR | IC TXRX RS485 FULL DUPLX 14NSOIC |
| AD7828BRZ-REEL | IC ADC 8BIT 8CHAN HS 28SOIC |
| AD7472BRZ | IC ADC 12BIT PARALLEL 24SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS8416-CNZ | 制造商:Cirrus Logic 功能描述:Receiver IC RoHS Compliant:Yes |
| CS8416-CNZR | 功能描述:音频发送器、接收器、收发器 IC 192 kHz Digital Audio Receiver RoHS:否 制造商:Cirrus Logic 工作电源电压:3.3 V, 5 V 电源电流:11.8 mA 通道数量:1 最大工作温度:+ 70 C 接口类型:I2C, SPI 安装风格:SMD/SMT 封装 / 箱体:TSSOP-28 封装: |
| CS8416-CS | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHZ DIGITAL AUDIO INTERFACE RECEIVER |
| CS8416-CSR | 制造商:Cirrus Logic 功能描述:- Tape and Reel |
| CS8416CSZ | 制造商:Cirrus Logic 功能描述: |
发布紧急采购，3分钟左右您将得到回复。