参数资料
| 型号： | CS8416-DZZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 28/37页 |
| 文件大小： | 0K |
| 描述： | IC RCVR DGTL 192KHZ 28TSSOP AUTO |
| 标准包装： | 50 |
| 类型： | 数字音频接口接收器 |
| 应用： | 数字音频 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
| 产品目录页面： | 759 (CN2011-ZH PDF) |
| 配用： | 598-1017-ND - BOARD EVAL FOR CS8416 RCVR |
| 其它名称： | 598-1726 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
34
DS578F3
CS8416
12.2 IC Mode
In IC Mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. There
is no CS pin. Pins AD0 and AD1 form the two least significant bits of the chip address and should be con-
nected through a resistor to VL or DGND as desired. The GPO2 pin is used to set the AD2 bit by connecting
a 47 k
Ω resistor from the GPO2 pin to VL or to DGND. The states of the pins are sensed while the CS8416
is being reset.
The signal timings for a read and write cycle are shown in Figures 12 and 13. A Start condition is defined
as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the clock is
high. All other transitions of SDA occur while the clock is low. The first byte sent to the CS8416 after a Start
condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write). The upper 4
bits of the 7-bit address field are fixed at 0010. To communicate with a CS8416, the chip address field, which
is the first byte sent to the CS8416, should match 0010 followed by the settings of the AD2, AD1, and AD0
pins. The eighth bit of the address is the R/W bit. If the operation is a write, the next byte includes the Mem-
ory Address Pointer (MAP) which selects the register to be read or written. If the operation is a read, the
contents of the register pointed to by the MAP will be output. The MAP automatically increments, so data
from successive registers will appear consecutively. Each byte is separated by an acknowledge bit (ACK).
The ACK bit is output from the CS8416 after each input byte is read, and is input to the CS8416 from the
microcontroller after each transmitted byte.
Note that the read operation can not set the MAP, so an aborted write operation is used as a preamble. As
shown in Figure 13, the write operation is aborted after the acknowledge for the MAP byte by sending a stop
condition.
4
5
6
7
24 25
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
0 0 1 0 AD2 AD1 AD0 0
SDA
6 5 4 3 2 1 0
7
6
1 0
7
6
1 0
7 6
1 0
0
1
2
3
8
9
12
16 17 18 19
10 11
13 14 15
27 28
26
DATA +n
0
Figure 12. Control Port Timing, IC Slave Mode Write
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
SDA
CHIP ADDRESS (READ)
START
6
5
4
3 2 1 0
7
0
7
0
7
0
NO
16
8
9
12 13 14 15
4
5
6
7
0
1
20 21 22 23 24
26 27 28
2
3
10 11
17 18 19
25
ACK
DATA + n
STOP
0 0 1 0 AD2 AD1 AD0 0
0 0 1 0 AD2 AD1 AD0 1
0
Figure 13. Control Port Timing, IC Slave Mode Read
相关PDF资料 |
PDF描述 |
|---|---|
| CS8420-DSZ | IC CONV S/R DGTL AUDIO 28-SOIC |
| CS8421-CNZ | IC SAMPLE RATE CONVERTER 20QFN |
| CS8427-DZZ | IC TXRX DGTL AUDIO 96KHZ 28TSSOP |
| CY28329ZXC | IC CLOCK CK408B PLUMAS 56SSOP |
| CY28346OXC | IC CLOCK DIFF OUT CK408 56SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS8416-DZZR | 功能描述:音频发送器、接收器、收发器 IC 192 kHz Digital Audio Receiver RoHS:否 制造商:Cirrus Logic 工作电源电压:3.3 V, 5 V 电源电流:11.8 mA 通道数量:1 最大工作温度:+ 70 C 接口类型:I2C, SPI 安装风格:SMD/SMT 封装 / 箱体:TSSOP-28 封装: |
| CS8416-IS | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHZ DIGITAL AUDIO INTERFACE RECEIVER |
| CS8416-IZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:192 kHZ DIGITAL AUDIO INTERFACE RECEIVER |
| CS841A1 | 制造商:HVPSI 制造商全称:High Voltage Power Solutions, Inc. 功能描述:MOV Modules |
| CS841A2 | 制造商:HVPSI 制造商全称:High Voltage Power Solutions, Inc. 功能描述:MOV Modules |
发布紧急采购，3分钟左右您将得到回复。