- 您现在的位置：买卖IC网 > PDF目录380119 > CY22150ZI (Cypress Semiconductor Corp.) One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator PDF资料下载
参数资料
| 型号： | CY22150ZI |
| 厂商： | Cypress Semiconductor Corp. |
| 英文描述： | One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator |
| 中文描述： | 一个锁相环通用闪存可编程和2线串行可编程时钟发生器 |
| 文件页数： | 9/13页 |
| 文件大小： | 211K |
| 代理商： | CY22150ZI |
CY22150
Document #: 38-07104 Rev. *F
Page 9 of 13
Applications
Controlling Jitter
Jitter is defined in many ways including: phase noise,
long-term jitter, cycle to cycle jitter, period jitter, absolute jitter,
and deterministic. These jitter terms are usually given in terms
of rms, peak to peak, or in the case of phase noise dBC/Hz
with respect to the fundamental frequency.
Power Supply Noise and clock output loading are two major
system sources of clock jitter. Power Supply noise can be
mitigated by proper power supply decoupling (0.1
μ
F ceramic
cap 0.25”) of the clock and ensuring a low impedance ground
to the chip. Reducing capacitive clock output loading to a
minimum lowers current spikes on the clock edges and thus
reduces jitter.
Reducing the total number of active outputs will also reduce
jitter in a linear fashion. However, it is better to use two outputs
to drive two loads than one output to drive two loads.
Test Circuit
The rate and magnitude that the PLL corrects the VCO
frequency is directly related to jitter performance. If the rate is
too slow, then long term jitter and phase noise will be poor.
Therefore, to improve long-term jitter and phase noise,
reducing Q to a minimum is advisable. This technique will
increase the speed of the Phase Frequency Detector which in
turn drive the input voltage of the VCO. In a similar manner
increasing P till the VCO is near its maximum rated speed will
also decrease long term jitter and phase noise. For example:
Input Reference of 12 MHz; desired output frequency of
33.3 MHz. One might arrive at the following solution: Set
Q = 3, P = 25, Post Div = 3. However, the best jitter results will
be Q = 2, P = 50, Post Div = 9.
For more information, refer to the application note “
Jitter in
PLL-Based Systems: Causes, Effects, and Solutions
”
available at http://www.cypress.com/clock/appnotes.html, or
contact your local Cypress field applications engineer.
0.1 mF
V
DD
0.1 mF
AV
DD
CLK out
CLOAD
GND
OUTPUTS
V
DDL
0.1
μ
F
t3
CLK
80%
20%
t4
Figure 6. Duty Cycle Definition; DC = t2/t1
t1
t2
CLK
50%
50%
Figure 7. Rise and Fall Time Definitions
t6
Figure 8. Peak-to-Peak Jitter
相关PDF资料 |
PDF描述 |
|---|---|
| CY22150 | One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator(通用单个锁相环Flash可编程和2-Wire连续可编程时钟发生器) |
| CY2215 | 133-MHz Spread Spectrum Frequency Timing Generator(133MHz 宽频谱定时发生器) |
| CY22388 | Factory Programmable Quad PLL Clock Generator with VCXO(带VCXO的可编程方形PLL时钟发生器) |
| CY22389 | Factory Programmable Quad PLL Clock Generator with VCXO(带VCXO的可编程方形PLL时钟发生器) |
| CY22391 | Factory Programmable Quad PLL Clock Generator with VCXO(带VCXO的可编程方形PLL时钟发生器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY22150ZI-304 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY22150ZI-311 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY22150ZIT | 制造商:Cypress Semiconductor 功能描述: |
| CY22150ZI-XXXT | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:One-PLL General-Purpose Flash-Programmable and 2-Wire Serially Programmable Clock Generator |
| CY22150ZXC-XXX | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:One-PLL General-Purpose Flash-Programmable and I2C Programmable Clock Generator |
发布紧急采购，3分钟左右您将得到回复。