- 您现在的位置：买卖IC网 > PDF目录9582 > CY28445LFXC-5T (Silicon Laboratories Inc)IC CLOCK CALISTOGA CK410M 68QFN PDF资料下载
参数资料
| 型号： | CY28445LFXC-5T |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 19/25页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CALISTOGA CK410M 68QFN |
| 标准包装： | 2,000 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 主要目的： | Intel CPU 服务器 |
| 输入： | LVTTL，晶体 |
| 输出： | HCSL，LVCMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:22 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 200MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-VFQFN 裸露焊盘 |
| 供应商设备封装： | 68-QFN（8x8） |
| 包装： | 带卷 (TR) |
CY28445-5
....................... Document #: 38-07739 Rev *C Page 3 of 25
Frequency Select Pins (FSA, FSB, and FSC)
Host clock frequency selection is achieved by applying the
appropriate logic levels to FSA, FSB, FSC inputs prior to
VTT_PWRGD# assertion (as seen by the clock synthesizer).
Upon VTT_PWRGD# being sampled low by the clock chip
(indicating processor VTT voltage is stable), the clock chip
samples the FSA, FSB, and FSC input values. For all logic
levels of FSA, FSB, and FSC, VTT_PWRGD# employs a
one-shot
functionality
in
that
once
a
valid
low
on
VTT_PWRGD# has been sampled, all further VTT_PWRGD#,
FSA, FSB, and FSC transitions will be ignored, except in test
mode.
Serial Data Interface
To enhance the flexibility and function of the clock synthesizer,
a two-signal serial interface is provided. Through the Serial
Data Interface, various device functions, such as individual
clock output buffers, can be individually enabled or disabled.
The registers associated with the Serial Data Interface
initialize to their default setting upon power-up, and therefore
use of this interface is optional. Clock device register changes
are normally made upon system initialization, if any are
required. The interface cannot be used during system
operation for power management functions.
53
REF1/FCTSEL0
I/O, SE
PD
Fixed 14.318 MHz clock output / 3.3V LVTTL input for selecting for pin 6, 7
(DOT96[T/C], 27M-non-spread and Spread) and pin 10,11 (SRC[T/C]0 or
100M[T/C]_SST) (sampled on the VTT_PWRGD# assertion).
54
REF0/FSC
I/O
Fixed 14.318 MHz clock output / 3.3V-tolerant input for CPU frequency
selection.
Refer to DC Electrical Specification Table for VilFS_C, VimFS_C and VihFS_C
specifications
55
CPU_STP#
I, PU
3.3V LVTTL input for CPU_STP# active LOW.
56
PCI_STP#
I, PU
3.3V LVTTL input for PCI_STP# active LOW.
57, 58, 63, 64 PCI[1:4]
O, SE 33 MHz clock outputs.
61, 67
VDD_PCI
PWR
3.3V power supply
62, 66
VSS_PCI
GND
Ground
65
PCI5/FCTSEL1
O, SE
PD
33 MHz clock output / 3.3V LVTTL input for selecting for pin 6, 7
(DOT96[T/C], 27M-non-spread and Spread) and pin10,11 (SRC[T/C]0 or
100M[T/C]_SST) (sampled on the VTT_PWRGD# assertion).
68
PCIF0/ITP_SEL
I/O, SE 33 MHz clock output / 3.3V LVTTL input to enable SRC[T/C]10 or
CPU[T/C]2_ITP on pin 36, 37. (sampled on the VTT_PWRGD# assertion).
0 = SRC10 (default)
1 = CPU2_ITP,
Pin Descriptions (continued)
Pin No.
Name
Type
Description
FCTSEL1 FCTSEL0 PIN 6
PIN 7
PIN 10
PIN 11
0
DOT96T
DOT96C
100MT_SST 100MC_SST
0
1
DOT96T
DOT96C
SRCT0
SRCC0
1
0
27M_non s pread 27M_Spread SRCT0
SRCC0
1
OFF Low
TBD
SRCT0
SRCC0
FCTSEL1 FCTSEL0 PIN 6
PIN 7
PIN 10
PIN 11
0
DOT96T
DOT96C
100MT_SST 100MC_SST
0
1
DOT96T
DOT96C
SRCT0
SRCC0
1
0
27M_non s pread 27M_Spread SRCT0
SRCC0
1
OFF Low
TBD
SRCT0
SRCC0
Table 1. Frequency Select Table FSA, FSB and FSC
FSC
FSB
FSA
CPU
SRC
PCIF/PCI
27MHz
REF0
DOT96
USB
1
0
1
100 MHz
33 MHz
27 MHz
14.318 MHz
96 MHz
48 MHz
0
1
133 MHz
100 MHz
33 MHz
27 MHz
14.318 MHz
96 MHz
48 MHz
0
1
166 MHz
100 MHz
33 MHz
27 MHz
14.318 MHz
96 MHz
48 MHz
0
1
0
200 MHz
100 MHz
33 MHz
27 MHz
14.318 MHz
96 MHz
48 MHz
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B4J-IU | CONVERTER MOD DC/DC 36V 200W |
| MC1489DR2G | IC LINE RECEIVER QUAD 14-SOIC |
| VI-B4F-IU | CONVERTER MOD DC/DC 72V 200W |
| VI-B31-MY-S | CONVERTER MOD DC/DC 12V 50W |
| MC1489DR2 | IC LINE RECEIVER QUAD 14-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY28446 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Clock Generator for Intel㈢ Calistoga Chipset |
| CY28446LFXC | 功能描述:时钟发生器及支持产品 Calistoga RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CY28446LFXCT | 功能描述:时钟发生器及支持产品 Calistoga RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CY28447 | 制造商:SPECTRALINEAR 制造商全称:SPECTRALINEAR 功能描述:Clock Generator for Intel㈢ Calistoga Chipset |
| CY28447LFXC | 功能描述:时钟发生器及支持产品 Calistoga System Clk Extra SRC Output RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。