- 您现在的位置：买卖IC网 > PDF目录298975 > CY3764VP208-200UXC (Cypress Semiconductor Corp.) BATT SEALED LEAD ACID 12V 2.3AH PDF资料下载
参数资料
| 型号： | CY3764VP208-200UXC |
| 厂商： | Cypress Semiconductor Corp. |
| 英文描述： | BATT SEALED LEAD ACID 12V 2.3AH |
| 中文描述： | 为5V，3.3V，ISRTM高性能的CPLD |
| 文件页数： | 23/64页 |
| 文件大小： | 1798K |
| 代理商： | CY3764VP208-200UXC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *D
Page 3 of 64
Architecture Overview of Ultra37000 Family
Programmable Interconnect Matrix
The PIM consists of a completely global routing matrix for
signals from I/O pins and feedbacks from the logic blocks. The
PIM provides extremely robust interconnection to avoid fitting
and density limitations.
The inputs to the PIM consist of all I/O and dedicated input pins
and all macrocell feedbacks from within the logic blocks. The
number of PIM inputs increases with pin count and the number
of logic blocks. The outputs from the PIM are signals routed to
the appropriate logic blocks. Each logic block receives 36
inputs from the PIM and their complements, allowing for 32-bit
operations to be implemented in a single pass through the
device. The wide number of inputs to the logic block also
improves the routing capacity of the Ultra37000 family.
An important feature of the PIM is its simple timing. The propa-
gation delay through the PIM is accounted for in the timing
specifications for each device. There is no additional delay for
traveling through the PIM. In fact, all inputs travel through the
PIM. As a result, there are no route-dependent timing param-
eters on the Ultra37000 devices. The worst-case PIM delays
are incorporated in all appropriate Ultra37000 specifications.
Routing signals through the PIM is completely invisible to the
user. All routing is accomplished by software—no hand routing
is necessary. Warp and third-party development packages
automatically route designs for the Ultra37000 family in a
matter of minutes. Finally, the rich routing resources of the
Ultra37000 family accommodate last minute logic changes
while maintaining fixed pin assignments.
Logic Block
The logic block is the basic building block of the Ultra37000
architecture. It consists of a product term array, an intelligent
product-term allocator, 16 macrocells, and a number of I/O
cells. The number of I/O cells varies depending on the device
used. Refer to Figure 1 for the block diagram.
Product Term Array
Each logic block features a 72 x 87 programmable product
term array. This array accepts 36 inputs from the PIM, which
originate from macrocell feedbacks and device pins. Active
LOW and active HIGH versions of each of these inputs are
generated to create the full 72-input field. The 87 product
terms in the array can be created from any of the 72 inputs.
Of the 87 product terms, 80 are for general-purpose use for
the 16 macrocells in the logic block. Four of the remaining
seven product terms in the logic block are output enable (OE)
product terms. Each of the OE product terms controls up to
eight of the 16 macrocells and is selectable on an individual
macrocell basis. In other words, each I/O cell can select
between one of two OE product terms to control the output
buffer. The first two of these four OE product terms are
available to the upper half of the I/O macrocells in a logic block.
The other two OE product terms are available to the lower half
of the I/O macrocells in a logic block.
The next two product terms in each logic block are dedicated
asynchronous set and asynchronous reset product terms. The
final product term is the product term clock. The set, reset, OE
and product term clock have polarity control to realize OR
functions in a single pass through the array.
Speed Bins
Device
200
167
154
143
125
100
83
66
CY37032V
X
CY37064V
X
CY37128V
X
CY37192V
XX
CY37256V
XX
CY37384V
XX
CY37512V
XX
Device-Package Offering and I/O Count
Device
44
-
Lea
d
TQ
FP
44
-
Lea
d
CL
C
48
-
Lea
d
FBG
A
84
-
Lea
d
CL
C
100-
Lea
d
TQ
FP
100-
Lea
d
FBG
A
160-
Lea
d
TQ
FP
160-
Lea
d
CQ
FP
208-
Lea
d
PQFP
208-
Lea
d
CQ
FP
256-
Lea
d
BGA
256-
Lea
d
FBG
A
352-
Lea
d
BGA
400-
Lea
d
FBG
A
CY37032V
37
CY37064V
37
69
CY37128V
69
85
133
CY37192V
125
CY37256V
133
165
197
CY37384V
165
197
CY37512V
165
197
269
相关PDF资料 |
PDF描述 |
|---|---|
| CY3930V484-125BBC | CPLDs at FPGA Densities |
| CY3950V484-125BBC | CPLDs at FPGA Densities |
| CY54FCT540CTDMB | FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20 |
| CY54FCT543CTDMB | FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| CY54FCT543ATDMB | FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY38050V208-125NTC | 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS COMM 0.18UM 2.5V/3.3V - Bulk |
| CY38050V208-125NTI | 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS IND 0.18UM 2.5V/3.3V 2 - Bulk |
| CY38050V208-83NTC | 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS COMM 0.18UM 2.5V/3.3V - Bulk |
| CY38050V208-83NTI | 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS IND 0.18UM 2.5V/3.3V 2 - Bulk |
| CY38100V208-125NTI | 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 144K GATES 1536 MCRCLLS IND 0.18UM 2.5V/3.3V - Bulk |
发布紧急采购，3分钟左右您将得到回复。