- 您现在的位置：买卖IC网 > PDF目录170346 > CY39050V484-222MBC (CYPRESS SEMICONDUCTOR CORP) LOADABLE PLD, 7 ns, PBGA484 PDF资料下载
参数资料
| 型号： | CY39050V484-222MBC |
| 厂商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分类： | PLD |
| 英文描述： | LOADABLE PLD, 7 ns, PBGA484 |
| 封装： | 23 X 23 MM, 1.60 MM HEIGHT, 1 MM PITCH, TFBGA-484 |
| 文件页数： | 46/57页 |
| 文件大小： | 1166K |
| 代理商： | CY39050V484-222MBC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 50 of 57
Delta39K100 Revisions/Errata
Three revisions of Delta39K100, in 3.3V version, are currently
offered which are marked as CY39100Vxxx, CY39100VxxxA
and CY39100VxxxB. CY39100VxxxB devices operate exactly
as specified in this datasheet. Following paragraphs explain
the operation of the CY39100Vxxx and CY39100VxxxA parts
as different from this datasheet:
CY39100Vxxx
1. The internal regulator takes several seconds to power
down. Hence, cycling the power supply (within 8 seconds)
may cause a high standby current (200 mA to 1A) until the
part is configured.
2. The part always configures on power-up and will reconfig-
ure on HIGH to LOW edge of the Reconfig pin. Please refer
to the application note titled “Configuring
Delta39K/Quantum38K” at http://www.cypress.com for
more details.
3. The Self Config instruction starts reconfiguring the CPLD
upon execution of the Update-IR state of the JTAG TAP
controller state machine. In CY39100VxxxB parts, Self
Config instruction is executed upon execution of Test-Log-
ic-Reset state of the TAP controller.
4. An ESD failure is very unlikely. CDM ESD passes 1000V.
HBM ESD passes 3300V with all I/O bank’s VCCIO shorted
together. If VCCIOs in a bank are tested separately a per-
centage of parts will fail HBM ESD over 500V.
CY39100VxxxA
1. The part always configures on power-up and will reconfig-
ure on HIGH to LOW edge of the Reconfig pin. Please refer
to the application note titled “Configuring
Delta39K/Quantum38K” at http://www.cypress.com for
more details.
2. The Self Config instruction starts reconfiguring the CPLD
upon execution of the Update-IR state of the JTAG TAP
controller state machine. In CY39100VxxxB parts, Self
Config instruction is executed upon execution of Test-Log-
ic-Reset state of the TAP controller.
3. An ESD failure is very unlikely. CDM ESD passes 1000V.
HBM ESD passes 3300V with all I/O bank’s VCCIO shorted
together. If VCCIOs in a bank are tested separately a per-
centage of parts will fail HBM ESD over 500V.
相关PDF资料 |
PDF描述 |
|---|---|
| CY39050Z208-222NC | LOADABLE PLD, 7 ns, PQFP208 |
| CY39050Z256-222BBC | LOADABLE PLD, 7 ns, PBGA256 |
| CY39050Z388-222MGC | LOADABLE PLD, 7 ns, PBGA388 |
| CY39050Z484-222MBC | LOADABLE PLD, 7 ns, PBGA484 |
| CY39200V208-167NTC | LOADABLE PLD, 8.5 ns, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY39050Z208-125BBC | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39050Z208-125BBI | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39050Z208-125BGC | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39050Z208-125BGI | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39050Z388-125BBC | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
发布紧急采购，3分钟左右您将得到回复。