参数资料
型号: CY39100V388B-83MGXC
厂商: CYPRESS SEMICONDUCTOR CORP
元件分类: PLD
英文描述: LOADABLE PLD, 15 ns, PBGA388
封装: 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-388
文件页数: 77/86页
文件大小: 2677K
代理商: CY39100V388B-83MGXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 79 of 86
J20
IO5
J21
IO5
J22
IO5
J23
IO5
J24
NC
IO5
J25
NC
J26
NC
K1
NC
K2
NC
K3
NC
IO0
K4
IO0
K5
IO0
K6
IO0
K7
IO0
K8
IO0
K9
IO0
K10
IO7
K11
IO7
K12
IO7
K13[19]
IO7
K14[19]
IO6
K15
IO6
K16
IO6
K17
TMS
K18
IO5
K19
IO5
K20
IO5
K21
IO5
K22
IO5
K23
IO5
K24
NC
IO5
K25
NC
K26
NC
L1
NC
L2
NC
L3
NC
IO/VREF0
L4
NC
VCCIO0
L5
IO/VREF0
L6
IO0
L7
VCC
L8
VCCIO0
L9
IO/VREF0
L10
IO0
L11
IO7
Table 15. 676 FBGA Pin Table (continued)
Pin
CY39100
CY39200
L12
GCTL3
L13
GCLK3
L14
GCTL2
L15
GCLK2
L16
IO5
L17
IO5
L18
IO/VREF5
L19
VCCIO5
L20
VCCJTAG
L21
IO5
L22
IO/VREF5
L23
NC
VCCIO5
L24
NC
IO/VREF5
L25
NC
L26
NC
M1
NC
M2
NC
M3
NC
IO0
M4
IO0
M5
IO0
M6
IO0
M7
VCC
M8
VCCIO0
M9
IO/VREF0
M10
IO0
M11
GCTL0
M12
GND
M13
GND
M14
GND
M15
GND
M16
GCTL1
M17
IO5
M18
IO/VREF5
M19
VCCIO5
M20
VCC
M21
IO5
M22
IO5
M23
IO5
M24
NC
IO5
M25
NC
M26
NC
N1
GND
N2
GND
N3
GND
Table 15. 676 FBGA Pin Table (continued)
Pin
CY39100
CY39200
相关PDF资料
PDF描述
CY39200V208-125NTXC LOADABLE PLD, 10 ns, PQFP208
CY39050V208-125NTXC LOADABLE PLD, 10 ns, PQFP208
CY39050V208-125NTXI LOADABLE PLD, 10 ns, PQFP208
CY39050V208-233NTXC LOADABLE PLD, 7.2 ns, PQFP208
CY39050V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
相关代理商/技术参数
参数描述
CY39100V484-125BBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125BBI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125BGC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125BGI 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V484-125MBC 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities