参数资料
型号: CY7C057V-12AXC
厂商: CYPRESS SEMICONDUCTOR CORP
元件分类: SRAM
英文描述: 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
中文描述: 32K X 36 DUAL-PORT SRAM, 12 ns, PQFP144
封装: 20 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, PLASTIC, TQFP-144
文件页数: 2/26页
文件大小: 713K
代理商: CY7C057V-12AXC
CY7C056V
CY7C057V
Document #: 38-06055 Rev. *E
Page 10 of 26
Switching Characteristics Over the Operating Range[13]
Parameter
Description
CY7C056V
CY7C057V
Unit
-12
-15
Min
Max
Min
Max
Read Cycle
tRC
Read cycle time
12
15
ns
tAA
Address to data valid
12
15
ns
tOHA
Output hold from address change
3
3
ns
CE LOW to data valid
12
15
ns
tDOE
OE LOW to data valid
8
10
ns
tLZOE[14, 16, 17, 18] OE Low to low Z
0
0
ns
tHZOE[14, 16, 17, 18] OE HIGH to High Z
10
10
ns
tLZCE[14, 13, 17, 18] CE LOW to Low Z
3
3
ns
tHZCE[14, 16, 17, 18] CE HIGH to High Z
10
10
ns
tLZBE
Byte Enable to Low Z
3
3
ns
tHZBE
Byte Enable to High Z
10
10
ns
CE LOW to power-up
0
0
ns
CE HIGH to power-down
12
15
ns
tABE[15]
Byte Enable access time
12
15
ns
Write Cycle
tWC
Write cycle time
12
15
ns
CE LOW to write end
10
12
ns
tAW
Address valid to write end
10
12
ns
tHA
Address hold from write end
0
0
ns
tSA[15]
Address set-up to write start
0
0
ns
tPWE
Write pulse width
10
12
ns
tSD
Data set-up to write end
10
10
ns
tHD
Data hold from write end
0
0
ns
R/W LOW to High Z
10
ns
R/W HIGH to Low Z
3
3
ns
tWDD[19]
Write pulse to data delay
25
ns
tDDD[19]
Write data valid to read data valid
20
25
ns
Busy Timing[20]
tBLA
BUSY LOW from address match
12
15
ns
tBHA
BUSY HIGH from address mismatch
12
15
ns
tBLC
BUSY LOW from CE LOW
12
15
ns
Notes
13. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified IOI/IOH
and 10-pF load capacitance.
14. CE is LOW when CE0 VIL and CE1 VIH
15. To access RAM, CE = L and SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tSCE time.
16. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.
17. Test conditions used are Load 2.
18. This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer
to Read Timing with Busy waveform.
19. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
20. Test conditions used are Load 1.
相关PDF资料
PDF描述
CY7C057V-15BBXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-15AXI 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-15AXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C0832V-167AXC 256K X 18 DUAL-PORT SRAM, 4 ns, PQFP120
CY7C0851AV-133AXC FLEx36™ 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
相关代理商/技术参数
参数描述
CY7C057V-12AXCT 功能描述:IC SRAM 1.152MBIT 12NS 144LQFP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:移动 SDRAM 存储容量:256M(8Mx32) 速度:133MHz 接口:并联 电源电压:1.7 V ~ 1.95 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA(8x13) 包装:带卷 (TR) 其它名称:557-1327-2
CY7C057V-12BBC 功能描述:静态随机存取存储器 3.3V 16Kx36 Aync COM FLEx36 DualPort 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray
CY7C057V-15AC 功能描述:IC SRAM 1.152MBIT 15NS 144LQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:96 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并联 电源电压:2.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-TFSOP(0.724",18.40mm 宽) 供应商设备封装:48-TSOP 包装:托盘
CY7C057V-15AI 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 3.3V 1.125M-Bit 32K x 36 15ns 144-Pin TQFP
CY7C057V-15AXC 功能描述:静态随机存取存储器 3.3V 16Kx36 Aync COM FLEx36 DualPort 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray