- 您现在的位置：买卖IC网 > PDF目录378509 > CY7C1481V25-100AXC (CYPRESS SEMICONDUCTOR CORP) 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM PDF资料下载
参数资料
| 型号： | CY7C1481V25-100AXC |
| 厂商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分类： | DRAM |
| 英文描述： | 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM |
| 中文描述： | 2M X 36 CACHE SRAM, 8.5 ns, PQFP100 |
| 封装： | 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100 |
| 文件页数： | 21/30页 |
| 文件大小： | 1028K |
| 代理商： | CY7C1481V25-100AXC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
CY7C1481V25
CY7C1483V25
CY7C1487V25
Document #: 38-05281 Rev. *H
Page 21 of 30
Notes
16.Timing reference level is 1.25V when V
= 2.5V and is 0.9V when V
= 1.8V.
17.Test conditions shown in (a) of
“AC Test Loads and Waveforms” on page 20
unless otherwise noted.
18.This part has a voltage regulator internally; t
POWER
is the time that the power needs to be supplied above V
DD
(minimum) initially, before a read or write operation
can be initiated.
19.t
, t
,t
, and t
are specified with AC test conditions shown in part (b) of
“AC Test Loads and Waveforms” on page 20
. Transition is measured ± 200
mV from steady-state voltage.
20.At any given voltage and temperature, t
is less than t
and t
is less than t
to eliminate bus contention between SRAMs when sharing the same
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. The device is designed
to achieve High-Z before Low-Z under the same system conditions
21.This parameter is sampled and not 100% tested.
Switching Characteristics
Over the Operating Range
[16, 17]
Parameter
Description
133 MHz
100 MHz
Unit
Min
Max
Min
Max
t
POWER
Clock
V
DD
(Typical) to the first Access
[18]
1
1
ms
t
CYC
t
CH
t
CL
Output Times
Clock Cycle Time
7.5
10
ns
Clock HIGH
2.5
3.0
ns
Clock LOW
2.5
3.0
ns
t
CDV
t
DOH
t
CLZ
t
CHZ
t
OEV
t
OELZ
t
OEHZ
Setup Times
Data Output Valid After CLK Rise
6.5
8.5
ns
Data Output Hold After CLK Rise
Clock to Low-Z
[19, 20, 21]
Clock to High-Z
[19, 20, 21]
2.5
2.5
ns
3.0
3.0
ns
3.8
4.5
ns
OE LOW to Output Valid
OE LOW to Output Low-Z
[19, 20, 21]
OE HIGH to Output High-Z
[19, 20, 21]
3.0
3.8
ns
0
0
ns
3.0
4.0
ns
t
AS
t
ADS
t
ADVS
t
WES
t
DS
t
CES
Hold Times
Address Setup Before CLK Rise
1.5
1.5
ns
ADSP, ADSC Setup Before CLK Rise
1.5
1.5
ns
ADV Setup Before CLK Rise
1.5
1.5
ns
GW, BWE, BW
X
Setup Before CLK Rise
Data Input Setup Before CLK Rise
1.5
1.5
ns
1.5
1.5
ns
Chip Enable Setup
1.5
1.5
ns
t
AH
t
ADH
t
WEH
t
ADVH
t
DH
t
CEH
Address Hold After CLK Rise
0.5
0.5
ns
ADSP, ADSC Hold After CLK Rise
0.5
0.5
ns
GW, BWE, BW
X
Hold After CLK Rise
ADV Hold After CLK Rise
0.5
0.5
ns
0.5
0.5
ns
Data Input Hold After CLK Rise
0.5
0.5
ns
Chip Enable Hold After CLK Rise
0.5
0.5
ns
[+] Feedback
相关PDF资料 |
PDF描述 |
|---|---|
| CY7C1481V25-100AXI | 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM |
| CY7C1481V25-100BZC | 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM |
| CY7C1481V25-100BZI | 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM |
| CY7C1481V25-100BZXC | 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM |
| CY7C1481V25-100BZXI | 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY7C1481V33-100AXI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1482BV33-200BZI | 功能描述:静态随机存取存储器 72MB (4Mx18) 4.6v 200MHz 静态随机存取存储器 RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| CY7C1482BV33-250BZI | 制造商:Cypress Semiconductor 功能描述:2MX36, 3.3V SYNC PL SRAM - Bulk |
| CY7C148-35PC | 功能描述:1KX4 18-PIN POWER-DOWN SRAM RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.173"，4.40mm 宽） 供应商设备封装:8-MFP 包装:带卷 (TR) |
| CY7C148-45DC | 制造商:Cypress Semiconductor 功能描述:Static RAM, 1Kx4, 18 Pin, Ceramic, DIP |
发布紧急采购，3分钟左右您将得到回复。