参数资料
型号: DAC702LH
厂商: TEXAS INSTRUMENTS INC
元件分类: DAC
英文描述: PARALLEL, WORD INPUT LOADING, 4 us SETTLING TIME, 16-BIT DAC, CDIP24
封装: HERMETIC SEALED, CERAMIC, DIP-24
文件页数: 10/12页
文件大小: 302K
代理商: DAC702LH
7
DAC701, 702, 703
POWER SUPPLY SENSITIVITY
Power supply sensitivity is a measure of the effect of a
change in a power supply voltage on the D/A converter
output. It is defined as a percent of FSR change in the output
per percent of change in either the positive supply (+VCC),
negative supply (–V
CC) or logic supply (VDD) about the
nominal power supply voltages (see Figure 2).
It is specified for DC or low frequency changes. The typical
performance curve in Figure 2 shows the effect of high
frequency changes in power supply voltages.
FIGURE 2. Power Supply Rejection vs Power Supply Ripple
Frequency.
Power Supply Ripple Frequency (Hz)
1
10
100
1k
10k
100k
0.030
0.025
0.020
0.015
0.01
0.005
0
%
of
FSR
Error
Per
%
of
Change
in
V
SUPPLY
–15V Supply
+15V
Supply
+5V
Supply
REFERENCE SUPPLY
All models have an internal low-noise +6.3V reference
voltage derived from an on-chip buried zener diode. This
reference voltage, available to the user, has a tolerance of
±5% (KH models) and ±1% (BH models). A minimum of
1.5mA is available for external loads. Since the output
impedance of the reference output is typically 1W, the
external load should remain constant.
If a varying load is to be driven by the reference supply, an
external buffer amplifier is recommended to drive the load
in order to isolate the bipolar offset (connected internally to
the reference) from load variations.
OPERATING INSTRUCTIONS
POWER SUPPLY CONNECTIONS
For optimum performance and noise rejection, power sup-
ply decoupling capacitors should be added as shown in the
Connection Diagram. 1
F tantalum capacitors should be
located close to the D/A converter.
EXTERNAL ZERO AND GAIN ADJUSTMENT
Zero and gain may be trimmed by installing external zero
and gain potentiometers. Connect these potentiometers as
shown in the Connection Diagram and adjust as described
below. TCR of the potentiometers should be 100ppm/
°C or
less. The 3.9M
and 270k resistors (±20% carbon or
better) should be located close to the D/A converter to
prevent noise pickup. If it is not convenient to use these
high-value resistors, an equivalent “T” network, as shown in
Figure 3, may be substituted in place of the 3.9M
part. A
0.001
F to 0.01F ceramic capacitor should be connected
from Gain Adjust to Common to prevent noise pickup. Refer
to Figures 4 and 5 for the relationship of zero and gain
adjustments to unipolar and bipolar D/A converters.
FIGURE 3. Equivalent Resistances.
180k
180k
3.9M
10k
Digital Input
H
Input =
0000
H
Input =
FFFF
Gain Adjust
Rotates
the Line
Range
of Gain
Adjust
1LSB
+ Full
Scale
Full
Scale
Range
Range of
Zero Adjust
Translates
the Line
Analog
Output
FIGURE 4. Relationship of Zero and Gain Adjustments for
Unipolar D/A Converters, DAC701.
Digital Input
H
Input =
FFFF
Gain
Adjust
Rotates
the Line
Range
of Gain
Adjust
1LSB
Full
Scale
Range
+ Full
Scale
– Full
Scale
Range
and
Offset
Adjust
Offset
Adjust
Translates
the Line
H
Input =
0000
MSB on All
Others Off 7FFFH
Analog
Output
FIGURE 5. Relationship of Zero and Gain Adjustments for
Bipolar D/A Converters, DAC702 and DAC703.
相关PDF资料
PDF描述
DAC7545KUG4 PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDSO20
DAC7545JP PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20
DAC7545KP PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20
DAC7554IDGSR SERIAL INPUT LOADING, 5 us SETTLING TIME, 12-BIT DAC, PDSO10
DAC7554IDGS SERIAL INPUT LOADING, 5 us SETTLING TIME, 12-BIT DAC, PDSO10
相关代理商/技术参数
参数描述
DAC702SH 制造商:BB 制造商全称:BB 功能描述:Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS
DAC703 制造商:BB 制造商全称:BB 功能描述:Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS
DAC703B 制造商:BB 制造商全称:BB 功能描述:Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS
DAC703BH 制造商:BB 制造商全称:BB 功能描述:Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS
DAC703BH-BI 制造商:BB 制造商全称:BB 功能描述:Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS