- 您现在的位置：买卖IC网 > PDF目录20406 > DC1560A (Linear Technology)BOARD EVAL FOR LTM8048 PDF资料下载
参数资料
| 型号： | DC1560A |
| 厂商： | Linear Technology |
| 文件页数： | 7/20页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR LTM8048 |
| 产品培训模块： | LTM8047 and LTM8048 1.5W, 725 VDC Isolated Micromodule Converter |
| 设计资源： | DC1560A Design File DC1560A Schematic |
| 标准包装： | 1 |
| 系列： | µModule® |
| 主要目的： | DC/DC，LDO 步降 |
| 输出及类型： | 2，隔离 |
| 输出电压： | 5V，6V |
| 电流 - 输出： | 300mA |
| 输入电压： | 4.5 ~ 30 V |
| 稳压器拓扑结构： | 回扫 |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | LTM8048 |
LTM8048
PIN FUNCTIONS
V OUT1 (Bank 1): V OUT1 and V OUT– comprise the isolated
output of the LTM8048 flyback stage. Apply an external
capacitor between V OUT1 and V OUT– . Do not allow V OUT–
to exceed V OUT1 .
V OUT– (Bank 2): V OUT– is the return for both V OUT1 and
V OUT2 . V OUT1 and V OUT– comprise the isolated output of
the LTM8048. In most applications, the bulk of the heat
flow out of the LTM8048 is through the GND and V OUT–
pads, so the printed circuit design has a large impact on
the thermal performance of the part. See the PCB Layout
and Thermal Considerations sections for more details.
Apply an external capacitor between V OUT1 and V OUT– .
V OUT2 (Bank 3): The output of the secondary side linear
post regulator. Apply the load and output capacitor between
V OUT2 and V OUT– . See the Applications Information section
for more information on output capacitance and reverse
output characteristics.
GND (Bank 4): This is the primary side local ground of the
LTM8048 primary. In most applications, the bulk of the heat
flow out of the LTM8048 is through the GND and V OUT–
pads, so the printed circuit design has a large impact on
the thermal performance of the part. See the PCB Layout
and Thermal Considerations sections for more details.
V IN (Bank 5): V IN supplies current to the LTM8048’s inter-
nal regulator and to the integrated power switch. These
pins must be locally bypassed with an external, low ESR
capacitor.
ADJ2 (pin A2): This is the input to the error amplifier of the
secondary side LDO post regulator. This pin is internally
clamped to ±7V. The ADJ2 pin voltage is 1.22V referenced
to V OUT– and the output voltage range is 1.22V to 12V. Ap-
ply a resistor from this pin to V OUT– , using the equation
R ADJ2 = 608.78/(V OUT2 – 1.22)k?. If the post regulator
is not used, leave this pin floating.
BYP (Pin B2): The BYP pin is used to bypass the refer-
ence of the LDO to achieve low noise performance from
the linear post regulator. The BYP pin is clamped internally
to ±0.6V relative to V OUT– . A small capacitor from V OUT2
to this pin will bypass the reference to lower the output
voltage noise. A maximum value of 0.01μF can be used
for reducing output voltage noise to a typical 20μV RMS
over a 100Hz to 100kHz bandwidth. If not used, this pin
must be left unconnected.
RUN (Pin F3): A resistive divider connected to V IN and this
pin programs the minimum voltage at which the LTM8048
will operate. Below 1.24V, the LTM8048 does not deliver
power to the secondary. Above 1.24V, power will be de-
livered to the secondary and 10μA will be fed into the SS
pin. When RUN is less than 1.24V, the pin draws 2.5μA,
allowing for a programmable hysteresis. Do not allow a
negative voltage (relative to GND) on this pin.
ADJ1 (Pins G7): Apply a resistor from this pin to GND to
set the output voltage V OUT1 relative to V OUT– , using the
recommended value given in Table 1. If Table 1 does not
list the desired V OUT1 value, the equation
R ADJ1 = 28.4 ( V OUT1 –0.879 ) k ?
may be used to approximate the value. To the seasoned
designer, this exponential equation may seem unusual. The
equation is exponential due to non-linear current sources
that are used to temperature compensate the regulation.
BIAS (Pin H5): This pin supplies the power necessary to
operate the LTM8048. It must be locally bypassed with a
low ESR capacitor of at least 4.7μF. Do not allow this pin
voltage to rise above V IN .
SS (Pin H6): Place a soft-start capacitor here to limit inrush
current and the output voltage ramp rate. Do not allow a
negative voltage (relative to GND) on this pin.
8048ff
For more information www.linear.com/LTM8048
7
相关PDF资料 |
PDF描述 |
|---|---|
| NCV33152DR2 | IC DRIVER MOSFET DUAL HS 8SOIC |
| VI-BNX-CX-F2 | CONVERTER MOD DC/DC 5.2V 75W |
| IR2133J | IC DRIVER BRIDGE 3-PHASE 44-PLCC |
| T494U336K010AT | CAP TANT 33UF 10V 10% 2312 |
| EBM15DTKI-S288 | CONN EDGECARD 30POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC1560W | 制造商:Aleph America Corporation 功能描述: |
| DC1561A | 功能描述:EVAL BOARD FOR LTC4278 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| DC1561B | 功能描述:EVAL BOARD FOR LTC4278 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| DC1561W | 制造商:Aleph America Corporation 功能描述: |
| DC1561W-COM | 制造商:Aleph America Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。