- 您现在的位置：买卖IC网 > PDF目录16538 > DC1562A-L (Linear Technology)BOARD EVAL LTC6994-2 PDF资料下载
参数资料
| 型号： | DC1562A-L |
| 厂商： | Linear Technology |
| 文件页数： | 10/26页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL LTC6994-2 |
| 设计资源： | DC1562A Design Files DC1562A Schematic |
| 特色产品： | TimerBlox? |
| 标准包装： | 1 |
| 系列： | TimerBlox® |
| 主要目的： | 定时，延迟线路 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LTC6994-2 |
| 主要属性： | 100ms 下降沿与上升沿延迟 |
| 次要属性： | 2.25 V ~ 5.5 V 电源 |
| 已供物品： | 板 |
LTC6994-1/LTC6994-2
18
699412fb
applicaTions inForMaTion
Settling Time
Following a 2
× or 0.5× step change in ISET, the out-
put delay takes approximately six master clock cycles
(6 tMASTER) to settle to within 1% of the final value.
An example is shown in Figure 12, using the circuit in
Figure 10.
Figure 12. Typical Settling Time
VCTRL
2V/DIV
IN
5V/DIV
OUT
5V/DIV
DELAY
2s/DIV
LTC6994-1
V+ = 3.3V
DIVCODE = 0
RSET = 200k
RMOD = 464k
tOUT = 3s AND 6s
20s/DIV
699412 F12
Coupling Error
The current sourced by the SET pin is used to bias the
internal master oscillator. The LTC6994 responds to
changesinISETalmostimmediately,whichprovidesexcel-
lent settling time. However, this fast response also makes
the SET pin sensitive to coupling from digital signals, such
as the IN input.
Even an excellent layout will allow some coupling between
IN and SET. Additional error is included in the specified
accuracy for NDIV = 1 to account for this. Figure 13 shows
that ÷1 supply variation is dependent on coupling from
rising or falling inputs.
A very poor layout can actually degrade performance
further. The PCB layout should avoid routing SET next to
IN (or any other fast-edge, wide-swing signal).
SUPPLY (V)
2
–1.0
0
0.4
0.2
0.6
0.8
1.0
4
5
6
–0.4
–0.2
–0.6
–0.8
3
699412 F13
DRIFT
(%)
FALLING EDGE DELAY
RISING EDGE DELAY
RSET = 50k
NDIV = 1
Figure 13. Delay Drift vs Supply Voltage
相关PDF资料 |
PDF描述 |
|---|---|
| H8PPS-4036G | DIP CABLE - HDP40S/AE40G/HDP40S |
| GEA35DTMN | CONN EDGECARD 70POS R/A .125 SLD |
| VE-J01-EZ-S | CONVERTER MOD DC/DC 12V 25W |
| DK-2632-02 | CABLE FIBER OPTIC DUAL LC-SC 2M |
| EBM06DTBN-S664 | CONN EDGECARD 12POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC1562B-B | 制造商:Linear Technology 功能描述:LTC6991 DEMO BOARD 1Hz (1s) Fixed Frequenc |
| DC1562B-C | 制造商:Linear Technology 功能描述:LTC6992-1 DEMO BOARD 10kHz, 0 100% Duty Cycle |
| DC1562B-E | 制造商:Linear Technology 功能描述:BOARD EVAL LTC6992-3 制造商:Linear Technology 功能描述:DEMO BOARD LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED OSC, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC6992-3, Kit Application Type:Clock & Timing, Application Sub Type:Voltage Controlled Oscillator |
| DC1562B-G | 制造商:Linear Technology 功能描述:LTC6993-1 DEMO BOARD 100ms, Rising Edge, High Output, One Shot |
| DC1562B-H | 制造商:Linear Technology 功能描述:BOARD EVAL LTC6993-2 制造商:Linear Technology 功能描述:EVAL BOARD, LTC6993-2 PULSE GENERATOR, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC6993-2, Kit Application Type:Clock & Timing, Kit Contents:Eval Board LTC6993-2, Features:(Not Applicable) , RoHS Compliant: NA |
发布紧急采购，3分钟左右您将得到回复。