- 您现在的位置：买卖IC网 > PDF目录16538 > DC1562A-L (Linear Technology)BOARD EVAL LTC6994-2 PDF资料下载
参数资料
| 型号： | DC1562A-L |
| 厂商： | Linear Technology |
| 文件页数： | 8/26页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL LTC6994-2 |
| 设计资源： | DC1562A Design Files DC1562A Schematic |
| 特色产品： | TimerBlox? |
| 标准包装： | 1 |
| 系列： | TimerBlox® |
| 主要目的： | 定时，延迟线路 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LTC6994-2 |
| 主要属性： | 100ms 下降沿与上升沿延迟 |
| 次要属性： | 2.25 V ~ 5.5 V 电源 |
| 已供物品： | 板 |
LTC6994-1/LTC6994-2
16
699412fb
applicaTions inForMaTion
Basic Operation
The simplest and most accurate method to program the
LTC6994 is to use a single resistor, RSET, between the SET
and GND pins. The design procedure is a 3-step process.
Alternatively, Linear Technology offers the easy-to-use
TimerBlox Designer tool to quickly design any LTC6994
based circuit. Download the free TimerBlox Designer
software at www.linear.com/timerblox.
Step 1: Select the LTC6994 Version and POL Bit
Setting.
Choose LTC6994-1 to delay one (rising or falling) input
transition. The POL bit then defines which edge is to be
delayed. POL = 0 delays rising edges. POL = 1 delays
falling edges.
Choose LTC6994-2 to delay rising and falling edges. Set
POL = 0 for normal operation, or POL = 1 to invert the
output.
Step 2: Select the NDIV Frequency Divider Value.
As explained earlier, the voltage on the DIV pin sets the
DIVCODE which determines both the POL bit and the
NDIV value. For a given delay time (tDELAY), NDIV should
be selected to be within the following range:
tDELAY
16s
≤NDIV ≤
tDELAY
1s
(1)
To minimize supply current, choose the lowest NDIV value.
However,insomecasesahighervalueforNDIVwillprovide
better accuracy (see Electrical Characteristics).
Table 1 can also be used to select the appropriate NDIV
values for the desired tDELAY.
With POL already chosen, this completes the selection of
DIVCODE. Use Table 1 to select the proper resistor divider
or VDIV/V+ ratio to apply to the DIV pin.
Step 3: Calculate and Select RSET.
The final step is to calculate the correct value for RSET
using the following equation:
RSET =
50k
1s
tDELAY
NDIV
(2)
Select the standard resistor value closest to the calculated
value.
Example: Design a circuit to delay falling edges by
tDELAY = 100s with minimum power consumption.
Step 1: Select the LTC6994 Version and POL Bit
Setting.
To delay negative transitions, choose the LTC6994-1 with
POL = 1.
Step 2: Select the NDIV Frequency Divider Value.
Choose an NDIV value that meets the requirements of
Equation (1), using tDELAY = 100s:
6.25 ≤ NDIV ≤ 100
Potential settings for NDIV include 8 and 64. NDIV = 8 is
the best choice, as it minimizes supply current by us-
ing a large RSET resistor. POL = 1 and NDIV = 8 requires
DIVCODE = 14. Using Table 1, choose R1 = 102k and R2
= 976k values to program DIVCODE = 14.
Step 3: Select RSET.
Calculate the correct value for RSET using Equation (2).
RSET =
50k
1s
100s
8
= 625k
Since 625k is not available as a standard 1% resistor,
substitute 619k if a –0.97% shift in tDELAY is acceptable.
Otherwise, select a parallel or series pair of resistors such
as 309k and 316k to attain a more precise resistance.
The completed design is shown in Figure 9.
Figure 9. 100s Negative-Edge Delay
LTC6994-1
IN
GND
SET
OUT
V+
DIV
R1
102k
0.1F
DIVCODE = 14
699412 F09
2.25V TO 5.5V
R2
976k
RSET
625k
相关PDF资料 |
PDF描述 |
|---|---|
| H8PPS-4036G | DIP CABLE - HDP40S/AE40G/HDP40S |
| GEA35DTMN | CONN EDGECARD 70POS R/A .125 SLD |
| VE-J01-EZ-S | CONVERTER MOD DC/DC 12V 25W |
| DK-2632-02 | CABLE FIBER OPTIC DUAL LC-SC 2M |
| EBM06DTBN-S664 | CONN EDGECARD 12POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC1562B-B | 制造商:Linear Technology 功能描述:LTC6991 DEMO BOARD 1Hz (1s) Fixed Frequenc |
| DC1562B-C | 制造商:Linear Technology 功能描述:LTC6992-1 DEMO BOARD 10kHz, 0 100% Duty Cycle |
| DC1562B-E | 制造商:Linear Technology 功能描述:BOARD EVAL LTC6992-3 制造商:Linear Technology 功能描述:DEMO BOARD LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED OSC, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC6992-3, Kit Application Type:Clock & Timing, Application Sub Type:Voltage Controlled Oscillator |
| DC1562B-G | 制造商:Linear Technology 功能描述:LTC6993-1 DEMO BOARD 100ms, Rising Edge, High Output, One Shot |
| DC1562B-H | 制造商:Linear Technology 功能描述:BOARD EVAL LTC6993-2 制造商:Linear Technology 功能描述:EVAL BOARD, LTC6993-2 PULSE GENERATOR, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC6993-2, Kit Application Type:Clock & Timing, Kit Contents:Eval Board LTC6993-2, Features:(Not Applicable) , RoHS Compliant: NA |
发布紧急采购，3分钟左右您将得到回复。