- 您现在的位置：买卖IC网 > PDF目录19026 > DC1620A-H (Linear Technology)BOARD DEMO 105MSPS LTC2144-14 PDF资料下载
参数资料
| 型号： | DC1620A-H |
| 厂商： | Linear Technology |
| 文件页数： | 17/38页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO 105MSPS LTC2144-14 |
| 软件下载： | QuikEval II System |
| 设计资源： | DC1620A Design Files DC1620A Schematic |
| 标准包装： | 1 |
| 系列： | * |
| 相关产品： | DC890B-ND - BOARD USB DATA COLLECTION |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
LTC2145-14/
LTC2144-14/LTC2143-14
24
21454314fa
APPLICATIONS INFORMATION
mode). Note that double data rate CMOS cannot be selected
in the parallel programming mode.
Full Rate CMOS Mode
In full rate CMOS mode the data outputs (D1_0 to D1_13
and D2_0 to D2_13), overflow (OF2, OF1), and the data
output clocks (CLKOUT+, CLKOUT–) have CMOS output
levels. The outputs are powered by OVDD and OGND which
are isolated from the A/D core power and ground. OVDD
can range from 1.1V to 1.9V, allowing 1.2V through 1.8V
CMOS logic outputs.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double Data Rate CMOS Mode
In double data rate CMOS mode, two data bits are
multiplexed and output on each data pin. This reduces
the number of digital lines by fifteen, simplifying board
routing and reducing the number of input pins needed
to receive the data. The data outputs (D1_0_1, D1_2_3,
D1_4_5,D1_6_7,D1_8_9,D1_10_11,D1_12_13,D2_0_1,
D2_2_3, D2_4_5, D2_6_7, D2_8_9, D2_10_11,
D2_12_13), overflow (OF2_1), and the data output clocks
(CLKOUT+, CLKOUT–) have CMOS output levels. The out-
puts are powered by OVDD and OGND which are isolated
from the A/D core power and ground. OVDD can range
from 1.1V to 1.9V, allowing 1.2V through 1.8V CMOS logic
outputs. Note that the overflow for both ADC channels is
multiplexed onto the OF2_1 pin.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
When using double data rate CMOS at sample rates above
100Msps the SNR may degrade slightly, about 0.1dB to
0.3dB depending on load capacitance and board layout.
Double Data Rate LVDS Mode
In double data rate LVDS mode, two data bits are multi-
plexed and output on each differential output pair. There
are seven LVDS output pairs per ADC channel (D1_0_1+/
D1_0_1– through D1_12_13+/D1_12_13– and D2_0_1+/
D2_0_1– through D2_12_13+/D2_12_13–) for the digital
output data. Overflow (OF2_1+/OF2_1–) and the data
output clock (CLKOUT+/CLKOUT–) each have an LVDS
output pair. Note that the overflow for both ADC channels
is multiplexed onto the OF2_1+/OF2_1– output pair.
By default the outputs are standard LVDS levels: 3.5mA
output current and a 1.25V output common mode volt-
age. An external 100Ω differential termination resistor
is required for each LVDS output pair. The termination
resistors should be located as close as possible to the
LVDS receiver.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground. In LVDS
mode, OVDD must be 1.8V.
Programmable LVDS Output Current
In LVDS mode, the default output driver current is 3.5mA.
This current can be adjusted by serially programming mode
control register A3. Available current levels are 1.75mA,
2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.
Optional LVDS Driver Internal Termination
In most cases using just an external 100Ω termination
resistor will give excellent LVDS signal integrity. In addi-
tion, an optional internal 100Ω termination resistor can
be enabled by serially programming mode control register
A3. The internal termination helps absorb any reflections
caused by imperfect termination at the receiver. When the
internal termination is enabled, the output driver current
is doubled to maintain the same output voltage swing.
Overflow Bit
The overflow output bit outputs a logic high when the analog
input is either overranged or underranged. The overflow
bit has the same pipeline latency as the data bits. In full
rate CMOS mode each ADC channel has its own overflow
pin (OF1 for channel 1, OF2 for channel 2). In DDR CMOS
or DDR LVDS mode the overflow for both ADC channels
is multiplexed onto the OF2_1 output.
相关PDF资料 |
PDF描述 |
|---|---|
| 1691 | LAMP INCAND S-8 BAYONET 28V |
| KC2520B24.0000C10E00 | OSCILLATOR 24.0000MHZ SMD |
| DC919A-F | BOARD DEMO 16BIT MSPS LTC2202 |
| 1309 | LAMP INCAND B6 SGL BAYONET 28V |
| 1683 | LAMP INCAND S-8 BAYONET 28V |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DC1620A-I | 功能描述:BOARD DEMO 80MSPS LTC2143-14 RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
| DC1620A-J | 功能描述:BOARD DEMO 65MSPS LTC2142-14 RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
| DC1620A-K | 功能描述:BOARD DEMO 40MSPS LTC2141-14 RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
| DC1620A-L | 功能描述:BOARD DEMO 25MSPS LTC2140-14 RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
| DC1620A-M | 功能描述:BOARD DEMO 125MSPS LTC2145-12 RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
发布紧急采购，3分钟左右您将得到回复。